On-line error detecting constant delay adder

Proceedings - 9th IEEE International On-Line Testing Symposium, IOLTS 2003

Volumn , Issue , 2003, Pages 17-22

  Townsend, W J ^a   Abraham, J A ^a   Lala, P K ^b  

^a The University of Texas at Austin   (United States)

^b UNIVERSITY OF ARKANSAS   (United States)

Author keywords

Added delay; Adders; Arithmetic; Circuit testing; Computer errors; Decoding; Encoding; Fault tolerance; Jacobian matrices; Redundancy

Indexed keywords

ADDERS; COMPUTER TESTING; DECODING; DIGITAL ARITHMETIC; ENCODING (SYMBOLS); ERROR DETECTION; ERRORS; JACOBIAN MATRICES; REDUNDANCY;

ADDED DELAY; ARITHMETIC OPERATIONS; CIRCUIT TESTING; COMPUTER ERRORS; CONSTANT DELAYS;

FAULT TOLERANCE;

EID: 36349029047     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/OLT.2003.1214361     Document Type: Conference Paper

References (14)

1. D. A. Anderson and G. Metze. Design of totally self-checking check circuits for m-out-of-n codes. IEEE Trans. On Computers, C22(3):263-269, March 1973.
2. A. Avizienis. Signed-digit number representations for fast parallel arithmetic. IRE Trans. Electronic Computers, 10(9):389-400, September 1961.
3. P. Golan. Design of totally self-checking checker for 1-out-of-3 code. IEEE Trans. on Computers, C33(3):285, March 1984.
4. B. W. Johnson. Design and Analysis of Fault-Tolerant Digital Systems. Addison-Wesley Publishing Company, 1989.
5. P. K. Lala. Self-Checking and Fault-Tolerant Digital Design. Morgan Kaufmann Publishers, 2001.
6. P. K. Lala and A. Walker. On-line error detectable carry-free adder design. In IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, pages 66-71, October 24-26, 2001.
7. J.-C. Lo and S. Thanawastien. On the design of combinational totally self-checking 1-out-of-3 code checkers. IEEE Trans. on Computers, 39(3):387-393, March 1990.
8. M. Nicolaidis. Efficient implementations of self-checking adders and ALUs. In 23rd International Symposium on Fault-Tolerant Computing, pages 586-595, 1993.
9. B. Parhami. Generalized signed-digit number systems: A unifying framework for redundant number representations. IEEE Trans. on Computers, 39.
10. A. M. Paschalis, C. Efstathiou, and C. Halatsis. An efficient TSC 1-out-of-3 code checker. IEEE Trans. on Computers, 39(3):407-411, March 1990.
11. S. J. Piestrak. Self-checking design in eastern Europe. IEEE Design & Test of Computers, 13:16-25, Spring 1996.
12. N. Takagi and S. Yajima. On-line error-detectable high-speed multiplier using redundant binary representation and three-rail logic. IEEE Trans. on Computers, C36(11):1310-1317, November 1987.
13. W. J. Townsend, M. A. Thornton, and P. K. Lala. On-line error detection in a carry-free adder. In 11th IEEE/ACM International Workshop on Logic & Synthesis, pages 251-254, June 4-7, 2002. Unpublished workshop proceedings available at http://www.cerc.utexas.edu/~whitney/pubs.html.
14. J. Q. Wang and P. K. Lala. Partially strongly fault secure and partially strongly code disjoint 1-out-of-3 code checker. IEEE Trans. on Computers, C43(10):1238-1240, October 1994.