Placement for the reconfigurable datapath architecture

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 1875-1878

  Lai, Yen Tai ^a   Lai, Hsin Ya ^a   Yeh, Chia Nan ^a  

^a NATIONAL CHENG KUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ARITHMETIC EXPRESSION; DATA FLOW; DATA FLOW GRAPHS; DATA-PATH ARCHITECTURE; GERMANY; GLOBAL INTERCONNECT; HIGH LEVEL DESCRIPTION; HOST COMPUTERS; LOGIC EXPRESSIONS; PROCESSING UNITS; RE-CONFIGURABLE; RECONFIGURABLE COMPUTING; RECONFIGURABLE HARDWARES; RECONFIGURABLE PROCESSING UNITS; SPANNING TREE; UNIVERSITY OF KAISERSLAUTERN;

DATA FLOW ANALYSIS;

GRAPH THEORY;

EID: 36349002781     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1464977     Document Type: Conference Paper

References (7)

1. D. Buell, J. Amold, and W. Kleinfelder, Splash 2: FPGAs in a Custom Computing Machine. IEEE computer Society Press, 1996.
2. A. DeHon, "Comparing computing machines," in John Schewel,editor, Configurable Computing: Technology aSPIE 3526, Bellingham, WA, November 1998, pp. 124-133.
3. V. Jean, B. Patrice, R. Didier, S. Mark, T. Hervé, and B. Philippe, "Programmable Active Memories: Reconfigurable Systems Come of Age," IEEE Transactions on VLSI Systems, Vol 4, No 1, pp 56-69, March 1996.
4. R. W. Hartenstein and R. Kress, "A Datapath Synthesis System for the Reconfigurable Datapath Architecture," Asia and South Pacific Design Automation Conference, ASP-DAC'95, Nippon Convention Center, Makuhari, Chiba, Japan, Aug. 29 - Sept. 1, 1995.
5. J. Cong and S. Xu, "Performance-Driven Technology Mapping for Heterogeneous FPGAs", IEEE Transactions on Computer-aided Design of Integrated Circuits and Systems, Vol. 19, no.11,pp.1268-1281, November 2000.
6. C.Legl, K.Eckl, and B.Wurth, "Perform-Directed Technology-Mapping for LUT-Based FPGAs - What Covering Play?," Proceedings of the 6th International Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, September 23-25, 1996, pp.14-23.
7. E.M. Sentovich, K.J. Singh, L. Lavagno, C. Moon, R.Murgai, A. Saldanha, H. Savoj, P.R. Stephan, R.K. Brayton, and A. Sangiovanni-Vincentelli, "SIS: A system for sequential circuit synthesis", Electron. Res. Lab. Memo, No. UCB/ERL M92/41, May 1992 R. Sedgewick, Algorithms. Addison Wesley, 1988.