Comparing computing machines

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 3526, Issue , 1998, Pages 124-133

  DeHon, André ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Computational density; Configurable computing; FPGA; Performance comparison; Programmable architectures

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; COSTS; FIR FILTERS; MICROPROCESSOR CHIPS; PERFORMANCE; SEMICONDUCTING SILICON; VLSI CIRCUITS;

COMPUTATIONAL DENSITY; COMPUTING MACHINES; CONFIGURABLE COMPUTING; PROGRAMMABLE MACHINES;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 0012733101     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.327025     Document Type: Conference Paper

References (31)

1. Xilinx, Inc., 2100 Logic Drive, San Jose, CA 95124. The Programmable Logic Data Book, 1994.
2. J. Schultz, "A 3.3.v 0.6μm bicmos superscalar microprocessor," in 1994 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 202-203, IEEE, February 1994.
3. M. Bohr, "Mos transistors: Scaling and performance trends," Semiconductor International, pp. 75-79, June 1995.
4. M. Bohr, "Interconnect scaling - The real limiter to high performance ulsi," in International Electron Devices Meeting 1995 Technical Digest, pp. 241-244, Electron Devices Society of IEEE, December 1995.
5. J. Fadavi-Ardekani, "m × n booth encoded multiplier generator using optimized wallace trees," IEEE Transactions on Very Large Scale Integration (VLSI) Systems 1, pp. 120-125, June 1993.
6. D. Somasekhar and V. Visvanathan, "A 230-mhz half-bit level pipelinined multiplier using true single-phase clocking," IEEE Transactions on Very Large Scale Integration (VLSI) Systems 1, pp. 415-422, December 1993.
7. G. Boudun, P. Mollier, J. Nuez, and F. Wallart, " A 30ns-32b programmable arithmetic operator," in 1987 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 54-55, IEEE, February 1987.
8. T. Isshiki and W. W.-M. Dai, "High-level bit-serial datapath synthesis for multi-fpga systems," in Proceedings of the ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 167-173, ACM, February 1995.
9. K. D. Chapman, "Fast integer multipliers fit in fpgas," EDN 39, p. 80, May 12 1993.
10. C.-J. Chou, S. Mohanakrishnan, and J. B. Evans, "Fpga implementation of digital filters," in International Conference on Signal Processing Applications and Technology, 1993.
11. K. Kaneko, T. Nakagawa, A. Kiuchi, Y. Hagiwara, H. Ueda, and H. Matsushima, "A 50ns dsp with parallel processing architecture," in 1987 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 158-159, IEEE, February 1987.
12. J. Yetter, M. Forsyth, W. Jaffe, D. Tanksalvala, and J. Wheeler, "A 15 mips 32b microprocessor," in 1987 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 26-27, IEEE, February 1987.
13. D. J. Magenheimer, L. Peters, K. Pettis, and D. Zuras, "Integer multiplication and division on the hp precision architecture," in Proceedings of the Second International Conference on the Architectural Support for Programming Languages and Operating Systems, pp. 90-99, IEEE, 1987.
14. K. Nadehara, M. Hayashida, and I. Kuroda, A Low-Power, 32-bit RISC Processor with Signal Processing Capability and its Multiply-Adder, vol. VIII of VLSI Signal Processing, pp. 51-60. IEEE 1995.
15. P. Gronowski et al., "A 433mhz 64b quad-issue risc microprocessor," in 1996 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 22-223, IEEE, February 1996.
16. B. Newgard, "Signal processing with xilinx fpgas." , June 1996.
17. Altera Corporation, 2610 Orchard Parkway, San Jose, CA 95134-2020, AN 73: Implementing FIR Filters in FLEX Devices, January 1996. .
18. P. Ruetz, "The architectures and design of a 20-mhz real-time dsp chip set," IEEE Journal of Solid-State Circuits 24, pp. 338-348, April 1989.
19. C. Golla, F. Nava, F. Cavallotti, A. Cremonesi, and G. Casagrande, "30-msamples/s programmable filter processor," IEEE Journal of Solid-State Circuits 25, pp. 1502-1509, December 1990.
20. D. Reuver and H. Klar, "A configurable convolution chip with prorammable coefficients," IEEE Journal of Solid-State Circuits 27, pp. 1121-1123, July 1992.
21. J. Laskowski and H. Samueli, "A 150-mhz 43-tap half-band fir digital filter in 1.2-μm cmos generated by silicon compiler," in Proceedings of the IEEE 1992 Custom Integrated Circuits Conference, pp. 11.4.1-11.4.4, IEEE, May 1992.
22. A. Picco, J. C. Michalina, B. Laurier, D. Fuin, P. Menut, and J. Laborie, "The st18940/41: An advanced single-chip digital signal processors," in Proceedings of the 1989 IEEE International Symposium on Circuits and Systems, pp. 1559-1562, IEEE, May 1989.
23. M. Hatamian and K. K. Parhi, "An 85-mhz fourth-order programmable iir digital filter chip," IEEE Journal of Solid-State Circuits 27, pp. 175-183, February 1992.
24. I. Verbauwhede, F. Hoornaert, J. Vandewalle, and H. J. De Man, "Security and performance optimization of a new des data encryption chip," IEEE Journal of Solid-State Circuits 23, pp. 647-656, June 1988.
25. I. Goldberg and D. Wagner, "Architectural considerations for cryptanalytic hardware," CS252 Report , May 1996.
26. R. Lipton and D. Lopresti, "A systolic array for rapid string comparison," in 1985 Chapel Hill Conference on VLSI, H. Fuchs, ed., pp. 363-376, 1985.
27. D. Buell, J. Arnold, and W. Kleinfelder, Splash 2: FPGAs in a Custom Computing Machine, IEEE Computer Society Press, 10662 Los Vasqueros Circle, PO Box 3014, Los Alamitos, CA 90720-1264, 1996.
28. M. Gokhale, W. Holmes, A. Kopser, S. Lucas, R. Minnich, D. Sweeley, and D. Lopresti, "Building and using a high programmable logic array," IEEE Computer 24, pp. 81-89, January 1991.
29. L. Quach and R. Chueh, "Cmos gate array implementation of sparc," in Digest of Papers COMPCON'88, pp. 14-17, IEEE, February 1988.
30. F. Abu-Nofal et al., "A three-million-transistor microprocessor," in 1992 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 108-109, IEEE, February 1992.
31. D. Lopresti, "P-nac: A systolic array for computing nucleic acid sequences," IEEE Computer 20, pp. 98-99, July 1987.