A low-power high-speed 4-bit ADC for DS-UWB communications

Proceedings - IEEE Computer Society Annual Symposium on VLSI: Emerging VLSI Technologies and Architectures

Volumn , Issue , 2007, Pages 506-507

  Khalilzadeh Agdam, M ^a   Nabavi, A ^a  

^a TARBIAT MODARES UNIVERSITY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

CMOS INTEGRATED CIRCUITS; COMPARATOR CIRCUITS; ELECTRIC RESISTANCE; FLASH MEMORY; LOW NOISE AMPLIFIERS; TELECOMMUNICATION SYSTEMS;

CUSTOM LOGIC; DS-UWB APPLICATIONS; INDUCTIVE LOADS; LOW NOISE PREAMPLIFIERS;

ANALOG TO DIGITAL CONVERSION;

EID: 36348944454     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2007.7     Document Type: Conference Paper

References (6)

1. P. P. Newaskar, R. Blazquez and A. P. Chandrakasan, "A/D precision requirements for an ultra-wideband radio receiver", SIPS, pp. 270-275, October 2002.
2. S. Naraghi and D. Johns, "A 4-bit analog-to-digital converter for high-speed serial links," Micronet Annual Workshop, pp. 33-34, April 2004.
3. Jonas Elbornsson, Fredrik Gustafsson, and Jan-Erik Eklund "Blind adaptive equalization of mismatch errors in a time-interleaved A/D converter system," IEEE Transactions on Circuits and Systems-I: Regular Papers, Vol. 51, No. 1, pp.151-158, January 2004.
4. S. Pellerano, S. Levantino, C. Samori and A. L. Lacaita, "A 13.5-mW 5-GHz Frequency Synthesizer With Dynamic-Logic Frequency D ivider," IEEE J. Solid-State Circuits, Vol. 39, pp. 78-83, February 2004
5. Sanroku Tsukamoto, William G. Schofield, and Toshiaki Endo "A CMOS 6-b, 400-MSample/s ADC with Error Correction" IEEE J. Solid-State Circuits, Vol. 33, No. 12, December 1998.
6. Sunghyun Park, Yorgos Palaskas, Michael P. Flynn "A 4GS/S 4b Flash ADC in 0.18μm CMOS," IEEE International Symp. On Circuits and Systems, pp. 9-11, February 2006.