Architectural design for a low cost FPGA-based traffic signal detection system in vehicles

Proceedings of SPIE - The International Society for Optical Engineering

Volumn 6590, Issue , 2007, Pages

  López, Ignacio ^a   Salvador, Rubén ^a   Alarcón, Jaime ^a   Moreno, Félix ^a  

^a UNIVERSIDAD POLITÉCNICA DE MADRID   (Spain)

Author keywords

ADAS; Artificial vision; FPGA; Neural networks; Reconfigurable hardware

Indexed keywords

CCD CAMERAS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); IMAGE ANALYSIS; NEURAL NETWORKS; SIGNAL DETECTION; TRAFFIC SIGNALS;

ADVANCED DRIVER ASSISTANCE SYSTEMS (ADAS); HARDWARE ARCHITECTURE; RECONFIGURABLE HARDWARE; SOBEL FILTERING;

SYSTEMS ANALYSIS;

EID: 36249003397     PISSN: 0277786X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1117/12.721694     Document Type: Conference Paper

References (9)

1. R. C. Gonzalez and R. E. Woods, Digital Image Processing, Prentice Hall Inc., Int. Edition, 2002, ISBN:0-201-18075-8.
2. BB1 v3.2 Manual. Michael Wolverton, Lee Brownston. Draft, Report No. KSL 94-XX, March 1994. KNOWLEDGE SYSTEMS LABORATORY, Department of Computer Science, Stanford University, Stanford, California 94305.
3. Hayes-Roth, B.; Pfleger, K.; Lalanda, P.; Morignot, P.; Balabanovic, M. A Domain-Specific Software Architecture for Adaptive Intelligent Systems. IEEE Transactions on Software Engineering, Volume 21, Issue 4, April 1995 Page(s):288-301. Digital Object Identifier 10.1109/32.385968.
4. Bin Cong. On embeddings of neural networks into massively parallel computer systems. Proceedings of the IEEE 1997 National Aerospace and Electronics Conference, 1997. NAECON 1997, Volume 1, 14-17 July 1997 Page(s):231-238 vol.1. Digital Object Identifier 10.1109/NAECON.1997.618084.
5. Blake, J.J.; Maguire, L.P.; McGinnity, T.M.; McDaid, L.J. Using Xilinx FPGAs to implement neural networks and fuzzy systems. IEE Colloquium on Neural and Fuzzy Systems: Design, Hardware and Applications (Digest No: 1997/133). 9 May 1997 Page(s):1/1 - 1/4.
6. Taright, Y.; Hubin, M. FPGA implementation of a multilayer perceptron neural network using VHDL. Proceedings of the Fourth International Conference on Signal Processing, 1998. ICSP '98. Volume 2, 12-16 Oct. 1998 Page(s):1311-1314. Digital Object Identifier 10.1109/ICOSP.1998.770860.
7. Yana E. Krasteva, Eduardo de la Torre and Teresa Riesgo. "Partial Reconfiguration for Core Reallocation and Flexible Communications". Proceedings of Reconfigurable Communication-centric SoC (ReCoSoC), July 2006, Montpellier, France.
8. Neural Networks Design, Martin T. Hagan, Oklahoma State University Howard B. Demuth, University of Idaho Mark Beale, MHB, Inc. ISBN: 0-9717321-0-8.
9. J. Alarcon, R. Salvador, F. Moreno, I. López, "A new Real-Time Hardware Architecture for Road Line Tracking Using a Particle Filter", Proceedings of the 32nd Annual Conference of the IEEE Industrial Electronics Society, IECON'06, TPC01, pp. 736-741. Conservatoire National des Arts & Metiers, Paris - FRANCE, November 7-10, 2006. IEEE Catalog Number 06CH37763C, ISBN: 1-4244-0136-4, ISSN: 1553-572X.