Design of on-chip transformer with various coil widths to achieve minimal metal resistance

IEEE Electron Device Letters

Volumn 28, Issue 11, 2007, Pages 1029-1032

  Hsu, Heng Ming ^a   Tseng, Chien Wen ^a  

^a NATIONAL CHUNG HSING UNIVERSITY   (Taiwan)

Author keywords

Analytical algorithm; Minimum resistance; On chip transformer; Variable metal width

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; ELECTRIC COILS; INDUCTANCE; INTEGRATED CIRCUIT LAYOUT;

ANALYTICAL ALGORITHM; ON-CHIP TRANSFORMER; VARIABLE METAL WIDTH;

ELECTRIC TRANSFORMERS;

EID: 36148978016     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2007.906934     Document Type: Article

References (11)

1. J. R. Long, "Monolithic transformers for silicon RF IC design," IEEE J. Solid-State Circuits, vol. 35, no. 9, pp. 1368-1382, Sep. 2000.
2. S. S. Mohan, C. P. Yue, M. D. Hershenson, S. S. Wong, and T. H. Lee, "Modeling and characterization of on-chip transformers," in IEDM Tech. Dig., 1998, pp. 531-534.
3. D. J. Cassan and J. R. Long, "A 1-V transformer-feedback low-noise amplifier for 5-GHz wireless LAN in 0.18-μm CMOS," IEEE J. Solid-State Circuits, vol. 38, no. 3, pp. 427-435, Mar. 2003.
4. C. Hermann, M. Tiebout, and H. Klar, "A 0.6-V 1.6-mW transformer-based 2.5-GHz downconversion mixer with +5.4-dB gain and -2.8-dBm IIP3 in 0.13 μm CMOS," IEEE Trans. Microw. Theory Tech., vol. 53, no. 2, pp. 488-495, Feb. 2005.
5. J. M. Lopez-Villegas, J. Samitier, C. Cane, P. Losamos, and J. Bausells, "Improvement of the quality factor of RF integrated inductors by layout optimization," IEEE Trans. Microw. Theory Tech., vol. 48, no. 1, pp. 76-83, Jan. 2000.
6. G. Stojanoviæ and L. Zivanov, "Novel efficient method for inductance calculation of inductors with optimized layout," Int. J. RF Microw. Comput.-Aided Eng., vol. 16, no. 5, pp. 463-469, Jul. 2006.
7. H.-M. Hsu, "Analytical formula for inductance of metal of various widths in spiral inductors," IEEE Trans. Electron Devices, vol. 51, no. 8, pp. 1343-1346, Aug. 2004.
8. S.M. Sze and K. K. Ng, Physics of Semiconductor Device, 3rd ed. New York: Wiley Interscience, 2007.
9. L. F. Tiemeijer and R. J. Havens, "A calibrated lumped-element de-embedding technique for on-wafer RF characterization of high-quality inductors and high-speed transistors," IEEE Trans. Electron Devices vol. 50, no. 3, pp. 822-829, Mar. 2003.
10. C. P. Yue and S. S. Wong, "On-chip spiral inductors with patterned ground shields for Si-based RF ICs," IEEE J. Solid-State Circuits vol. 33, no. 5, pp. 743-752, May 1998.
11. J. Craninckx and M. S. J. Steyaert, "A 1.8-GHz low-phase-noise CMOS VCO using optimized hollow spiral inductors," IEEE J. Solid-State Circuits, vol. 32, no. 5, pp. 736-744, May 1997.