A high-speed CMOS track/hold circuit

Proceedings of the IEEE International Conference on Electronics, Circuits, and Systems

Volumn 3, Issue , 1999, Pages 1709-1712

  Mohamed Zin, M A ^a   Kobayashi, H ^a   Kobayashi, K ^a   Ichimura, J I ^a   San, Hao ^a   Onaya, Y ^a   Kimura, Y ^b   Yuminaka, Y ^a   Sasaki, Y ^a   Tanaka, K ^b   Abe, F ^b  

^a GUNMA UNIVERSITY   (Japan)

^b SANYO ELECTRIC CO LTD   (Japan)

Author keywords

AD Converter; CMOS; Sample Hold Circuit; Sampling; Track Hold Circuit

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC NETWORK TOPOLOGY; SAMPLING;

AD CONVERTERS; BOOTSTRAP SAMPLINGS; HIGH-SPEED OPERATION; MEASURED RESULTS; SAMPLE/HOLD CIRCUIT; SAMPLING SWITCHES; SPICE SIMULATIONS; TRACK/HOLD;

BUFFER AMPLIFIERS;

EID: 35948929932     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.1999.814505     Document Type: Conference Paper

References (5)

1. B. Razavi, Principles of Data Conversion System Design, IEEE Press (1995).
2. Kh. Hadidi, J. Sobhi, A. Hasankhaan, D. Muramatsu and T. Matsumoto, "A Novel Highly Linear CMOS Buffer," Proc. of IEEE International Conference on Electronics, Circuits and Systems, pp.369-371, Lisbon, Portugal (Sept. 1998).
3. Kh. Hadidi, M. Sasaki, T. Watanabe, D. Muramatsu and T. Matsumoto, "An Open-Loop Full CMOS 103MHz-61dB THD S/H Circuit," Proc. of IEEE Custom Integrated Circuits Conference, (May 1998).
4. Y. Tamba and K. Yamakido, "A CMOS 6b 500MSample/s ADC for a Hard Disk Drive Read Channel," Technical Digest of ISSCC, pp.324-325 (1999).
5. T. Tobari, H. Kobayashi, et.al., "Track/Hold Circuit in GaAs HBT Process," IEICE Trans. on Fundamentals, vol. E80-A, no. 3, pp.454-460, (March 1997).