메뉴 건너뛰기




Volumn , Issue , 2007, Pages 842-846

Copper via plating in three dimensional interconnects

Author keywords

[No Author keywords available]

Indexed keywords

SILICON SUBSTRATES; WAFER SURFACE;

EID: 35348913683     PISSN: 05695503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECTC.2007.373896     Document Type: Conference Paper
Times cited : (21)

References (10)
  • 3
    • 35348893560 scopus 로고    scopus 로고
    • F. Laermer, A. Schilp, Patent No. DE 4241045 US 5501893, 1994
    • F. Laermer, A. Schilp - Patent No. DE 4241045 (US 5501893), 1994.
  • 7
    • 35348902945 scopus 로고    scopus 로고
    • Sriram Muthumkumar et al.., High-Density Compliant Die-Package Interconnects, EC TC June, 2006
    • Sriram Muthumkumar et al.., "High-Density Compliant Die-Package Interconnects", EC TC June, 2006
  • 9
    • 35348914124 scopus 로고    scopus 로고
    • Additive-Free Plating of High Aspect Ratio Through-Holes
    • A.S Woodman at al., "Additive-Free Plating of High Aspect Ratio Through-Holes", IPC Printed Circuits Expo, 1997.
    • (1997) IPC Printed Circuits Expo
    • Woodman, A.S.1    at al2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.