Architectural implications of brick and mortar silicon manufacturing

Proceedings - International Symposium on Computer Architecture

Volumn , Issue , 2007, Pages 244-253

  Kim, Martha Mercaldi ^a   Mehrara, Mojtaba ^b   Oskin, Mark ^a   Austin, Todd ^b  

^a UNIVERSITY OF WASHINGTON   (United States)

^b UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Chip assembly; Design re use; Interconnect design

Indexed keywords

CHIP ASSEMBLY; DESIGN RE-USE; INTERCONNECT DESIGN;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER ARCHITECTURE; MICROFABRICATION; SELF ASSEMBLY; SILICA BRICK; SYSTEMS ANALYSIS;

MICROPROCESSOR CHIPS;

EID: 35348911869     PISSN: 10636897     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1250662.1250693     Document Type: Conference Paper

References (59)

1. H. O. Alan Barber, Ken Lee. A bare-chip probe for high I/O, high speed testing. 1994.
2. Alien technology website, www.alientechnology.com.
3. Altera website, www.altera.com.
4. Ambric, Inc. website, www.ambric.com.
5. AMI semiconductor website, www.amis.com.
6. Amkor technology website, www.amkor.com.
7. Artisan website, www.artisan.org.
8. R. Ball. The promise of structured ASIC. Oct 2004. www.electronicsweekly. com.
9. K. Brown. Economic challenges on the path to 22 nm. June 2004. www.future-fab.com.
10. R. R. B.S. Landman. On a pin versus block relationship for partitions of logic graphs. Transactions on Computers, 1971.
11. D. Bursky. Arrays narrow platform ASIC, FPGA gap. July 2006. www.eetimes.com.
12. ChipX website, www.chipx.com.
13. T. Clark, R. Ferrigno, and et al. Template-directed self-assembly of 10-micron-sized hexagonal plates. 124, 2002.
14. Cradle technologies website, www.cradle.com.
15. Cswitch website, www.cswitch.com.
16. R. Drost, R. Hopkins, and I. Sutherland. Proximity communication. 2003.
17. eASIC website, www.easic.com.
18. C. Ebeling, D. C. Cronquist, and P. Franklin. RaPiD - reconfigurable pipelined datapath. In Workshop on Field-Programmable Logic, Smart Applications, New Paradigms and Compilers, 1996.
19. J. U. K. et. al. Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection. 49, 2005.
20. K. K. et al. 1.27gb/s/pin 3mw/pin wireless superconnect (wsc) interface scheme. 2003.
21. R. R. F. Agahdel, C. Ho. Known good die: A practical solution. Apr 1993.
22. J. Fang and K. F. Böhringer. Wafer level packaging based on uniquely orienting self-assembly (the DUO-SPASS processes). 15, 2006.
23. Faraday electronics website, www.faradayelectronics.com.
24. Fujitsu website, www.fujitsu.com.
25. M. Heskins and J. Guillet. Solution properties of poly(N- isopropylacrylamide). A2:1441, 1968.
26. D. Huber, R. Manginell, M. Samara, B. Kim, and B. Bunker. Programmed adsorption and release of proteins in a microfluidic device. 301, 2003.
27. I. Kuon and J. Rose. Measuring the gap between FPGAs and ASICs. In International Symposium on Field Programmable Gate Arrays, pages 21-30, 2006.
28. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A full system simulation platform. Computer, 35, 2002.
29. M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill, and D. A. Wood. Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset. Computer Architecture News, 33, 2005.
30. Mathstar, Inc. website, www.mathstar.com.
31. S. Mick, J. Wilson, and P. Franzon. 4Gbps high-density AC coupled interconnection. 2002.
32. Nee website, www.nec.com.
33. T. Okamoto, T. Kimoto, and N. Maeda. Design methodology and tools for NEC Electronics' structured ASIC ISSP. In International Symposium on Physical Design, 2004.
34. Opencores.org website, www.opencores.org.
35. Y. Pan, R. Wesley, R. Luginbuhl, D. Denton, and B. Ratner. Plasma polymerized N-Isopropylacrylamide: Synthesis and characterization of a smart thermally responsive coating. 2, 2001.
36. J. M. Perkins. Magnetically assisted statistical assembly of III-V heterostructures on silicon: Initial process and technology development. 2002.
37. picochip website, www.picochip.com.
38. Quicksilver technology website, www.qstech.com.
39. J. T. R. Kalla, Sinharoy Balaram. IBM Power5 chip: a dual-core multithreaded processor. Micro, Mar-Apr 2004.
40. J. Rumpler. Optoelectronic integration using the magnetically assisted statistical assembly technique: Initial magnetic characterization and process development. 2002.
41. J. Rumpler, M. Perkins, and et al. Optoelectronic integration using statistical assembly and magnetic retention of heterostructure pills. 2, 2004.
42. D. Saltzman and J. Knight, T. Capacitive coupling solves the known good die problem. 1994.
43. E. Schuman. Rfid bellwether alien again postpones its ipo. July 2006. www.eweek.com.
44. J. P. Singh, W.-D. Weber, and A. Gupta. SPLASH: Stanford Parallel Applications for Shared-Memory. Computer Architecture News, 1992.
45. Software/hardware generation for dsp algorithms. ttp://www.spiral.net.
46. http://www-vlsi.stanford.edu/ee272/proj99/babyviterbi/verilogcode.html.
47. Sun ultrasparc-t1. http://www.sun.com/processors/UltraSPARC-T1/.
48. R. R. A. Syms, E. M. Yeatman, and et al. Surface tension-powered self-assembly of microstrutures: The state-of-the-art. 12, 2003.
49. Synopsys website, http://www.synopsys.com.
50. TSMC 90nm technology platform, http://www.tsmc.com/download/english/a05
51. N. Tuck, T. Sherwood, B. Calder, and G. Varghese. Deterministic memory-efficient string matching algorithms for intrusion detection. In Infocom Conference, 2004.
52. K.-C. Wu and Y.-W. Tsai. Structured ASIC: evolution or revolution? In International Symposium on Physical Design, pages 103-106, 2004.
53. Xilinx website, www.xilinx.com.
54. I. Xilinx. Virtex-II Pro and Virtex-II Pro X FPGA user guide, www.xilinx.com.
55. X. Xiong, Y. Hanein, J. Fang, Y. Wang, W. Wang, D. Schwartz, and K. Böhringer. Controlled multibatch self-assembly of microdevices. 12, 2003.
56. Z. Yang, K.-T. Cheng, and K. Tai. A new bare die test methodology. VLSI Test Symposium, 00, 1999.
57. H.-J. J. Yeh and J. S. Smith. Fluidic assembly for the integration of GaAs light-emitting diodes on Si substrates. 6, 1994.
58. B. Zahiri. Structured ASICs: Opportunities and challenges. International Conference on Computer Design, 2003.
59. Zyvex nanotechnology website, http://www.zyvex.com.