Variable precision multipliers for FPGA-based reconfigurable computing systems

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2778, Issue , 2003, Pages 661-669

  Corsonello, Pasquale ^a   Perri, Stefania ^b   Iachino, Maria Antonia ^a   Cocorullo, Giuseppe ^b  

^a UNIVERSITY MEDITERRANEA OF REGGIO CALABRIA   (Italy)

^b UNIVERSITY OF CALABRIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATION THEORY; LOGIC CIRCUITS; RECONFIGURABLE ARCHITECTURES; RECONFIGURABLE HARDWARE;

LOWER PRECISION; POWER CONSUMING; RECONFIGURABLE COMPUTING SYSTEMS; RUNTIMES; SIMD FASHION; VARIABLE PRECISION;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 35248857950     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-45234-8_64     Document Type: Article

References (16)

1. K. Bondalapati, V.K. Prosanna, "Reconfigurable Computing Systems", Proceedings of IEEE, Vol.90, no7, 2002 pp. 1201-1217.
2. "Core embeds reconfigurable logic into SoCs", http://www.electronicstalk.com/news/lsi/lsi102.html.
3. S. Davis, C. Reynolds, P. Zuchowski, "IBM licenses embedded FPGA cores from Xilinx for use in SoC ASICs", http://www.xilinx.com/publications/whitepapers/wp164.pdf
4. XC6200 Field Programmable Gate Arrays, 1996
5. Virtex Series FPGAs, http://www.xilinx.com
6. M.J. Wirthlin, B.L. Hutchings, "Improving Functional Density Using Run-Time Circuit Reconfiguration", IEEE Transactions on VLSI Systems, Vol. 6, no2, 1998, pp. 247-256.
7. Chameleon System, http://www.chameleonsystems.com
8. E. Cantò, J.M. Moreno, J. Cabestany, I. Lacadena, J.M. Insenser, "A Temporal Bipartitioning Algorithm for Dynamically Reconfigurable FPGAs", IEEE Transactions of VLSI systems, Vol. 9, no1, 2001, pp. 210-218.
9. A. Peleg, U. Weiser, "MMX Technology", IEEE Micro, August 1996, pp. 42-50.
10. R.B. Lee, "Subword Parallelism with MAX-2", IEEE Micro, August 1996, pp. 51-59.
11. V. Kantabutra, S. Perri, P. Corsonello, "Tradeoffs in Digital Binary Adders", in Layout Optimizations in VLSI Design, Kluwer Academic Publisher, 2001, pp. 261-288.
12. A. Farooqui, V. G. Oklobdzija, "A Programmable Data-Path for MPEG-4 and Natural Hybrid Video Coding", Proceedings of 34* Annual Asilomar Conference on signals, Systems and Computers, Pacific Grove, California, October 29 - November 1, 2000.
13. th IEEE ASIC, Arlington, September 2001.
14. S. Kim. M.C. Papaefthymiou, "Reconfigurable Low Energy Multiplier for Multimedia System Design", Proceedings of 2000 IEEE Computer Society Annual Workshop on VLSI, April 2000.
15. K. Hwang, Computer Arithmetic, Principles, Architecture, and Design, Wiley, 1979.
16. J. Fritts, W. Wolf, and B. Liu, "Understanding multimedia application characteristics for designing programmable media processors", SPIE Photonics West, Media Processors '99, San Jose, CA, pp. 2-13, Jan. 1999.