Fault tolerance analysis of distributed reconfigurable systems using SAT-based techniques

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2778, Issue , 2003, Pages 478-487

  Feldmann, Rainer ^a   Haubelt, Christian ^b   Monien, Burkhard ^a   Teich, Jürgen ^b  

^a UNIVERSITY OF PADERBORN   (Germany)

^b UNIVERSITY OF ERLANGEN NUREMBERG   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

FITS AND TOLERANCES; NETWORKS (CIRCUITS); STRUCTURAL DESIGN;

AMBIENT INTELLIGENCE; BODY AREA NETWORK; FAULT-TOLERANCE ANALYSIS; NEW APPROACHES; RECONFIGURABLE NODES; RECONFIGURABLE SYSTEMS; SAT-BASED; SATISFIABILITY TESTING;

FAULT TOLERANCE;

EID: 35248814417     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-45234-8_47     Document Type: Article

References (14)

1. Dick, R., Jha, N.: CORDS: Hardware-Software Co-Synthesis of Reconfigurable Real-Time Distributed Embedded Systems. In: Proceedigns of ICCAD'98. (1998) 62-68
2. Ouaiss, I., Govindarajan, S., Srinivasan, V., Kaul, M., Vemuri, R.: An Integrated Partitioning and Synthesis System for Dynamically Reconfigurable Multi-FPGA Architectures. In: IPPS/SPDP Workshops. (1998) 31-36
3. Walder, H., Platzner, M.: Online Scheduling for Block-partitioned Reconfigurable Devices. In: Proceedings of Design, Automation and Test in Europe (DATE03). (2003) 290-295
4. Rintanen, J.: Constructing Conditional Plans by a Theorem-Prover. Journal of Artificial Intelligence 10 (1999) 323-352
5. Egly, U., Eiter, T., Tompits, H., Woltran, S.: Solving Advanced Reasoning Tasks Using Quantified Boolean Formulas. In: Proc. of the 17th Nat. Conf. on Artificial Intelligence. (2000) 417-422
6. Scholl, C., Becker, B.: Checking Equivalence for Partial Implementations. In: Proceedings of 38th Design Automation Conference, Las Vegas, USA (2001) 238-243
7. Kleine-Büning, H., Karpinski, M., Flögel, A.: Resolution for Quantified Boolean Formulas. Information and Computation 117 (1995) 12-18
8. Cadoli, M., Giovanardi, A., Schaerf, M.: An Algorithm to Evaluate Quantified Boolean Formulae. In: Proc. of the 15th Nat. Conf. on Artificial Intelligence. (1998) 262-267
9. Feldmann, R., Monien, B., Schamberger, S.: A Distributed Algorithm to Evaluate Quantified Boolean Formulas. In: Proc. of the 17th Nat. Conf. on Artificial Intelligence. (2000) 285-290
10. Giunchiglia, E., Narizzano, M., Tacchella, A.: Backjumping for Quantified Boolean Formulas. In: Proc. of the 17th Int. Joint Conf. on Artificial Intelligence. (2001) 275-281
11. Cadence: Virtual Component Co-design (VCC). (2001) http://www.cadence.com.
12. Blickle, T., Teich, J., Thiele, L.: System-Level Synthesis Using Evolutionary Algorithms. In Gupta, R., ed.: Design Automation for Embedded Systems. 3. Kluwer Academic Publishers, Boston (1998) 23-62
13. Baumgarte, V., May, F., Nückel, A., Vorbach, M., Weinhardt, M.: PACT XPP - A Self-Reconfigurable Data Processing Architecture. In: ERSA, Las Vegas, Nevada (2001)
14. Chameleon Systems: CS2000 Reconfigurable Communications Processor. (2000)