Cycle accurate simulation model generation for SoC prototyping

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3133, Issue , 2004, Pages 453-462

  Fraboulet, Antoine ^a   Risset, Tanguy ^b   Scherrer, Antoine ^b  

^a UNIV LYON   (France)

^b UNIV LYON   (France)

Author keywords

[No Author keywords available]

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; DATA INTEGRATION; DATA TRANSFER; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; PROGRAMMABLE LOGIC CONTROLLERS;

COMPLETE SYSTEM; COMPUTATION MODEL; CYCLE-ACCURATE SIMULATION; CYCLE-ACCURATE SIMULATION ENVIRONMENT; DATA FLOW; GENERIC INTERFACES; NEW RESULTS; REGISTER TRANSFER LEVEL;

SYSTEM-ON-CHIP;

EID: 35048893891     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-27776-7_47     Document Type: Article

References (15)

1. Alliance, V.: Virtual component interface standard (ocb specification 2, version 1.0) (2000)
2. Pétrot, F., Hommais, D., Greiner, A.: A simulation environment for core based embedded systems. In: Annual Simulation Symposium, Atlanta, GA, U.S.A (1997) 86-91
3. Guillou, A.C., Quinton, P., Risset, T., Wagner, C., Massicotte, D.: High level design of digital filters in mobile communications. Technical Report 1405, Irisa (2001)
4. Sentieys, O., Diguet, J., Philippe, J.: Gaut: a high level synthesis tool dedicated to real time signal processing application. In: EURO-DAC. (2000) University booth stand.
5. Bednara, M., Teich, J.: Interface synthesis for fpga based vlsi processor arrays. In: Proc. of the International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA 02), Las Vegas, Nevada, U.S.A. (2002)
6. Kienhuis, B., Rijpkema, E., Deprettere, E.: Compaan: Deriving process networks from matlab for embedded signal processing architectures. In: 8th International Workshop on Hardware/Software Codesign (CODES'2000). (2000)
7. Augé, I., Donnet, F., Gomez, P., Hommais, D., Pétrot, P.: Disydent: a pragmatic approach to the design of embedded systems. In: Design, Automation and Test in Europe Conference and Exhibition (DATE'03 Designers' Forum), Paris, France (2002)
8. R. Schreiber et al.: High-Level Synthesis of Non Programmable Hardware Accelerators. In: IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP 2000), Boston (2000)
9. Hounsell, B., Taylor, R.: Co-processor synthesis a new methodology for embedded software acceleration. In: Design, Automation and Test in Europe Conference and Exhibition (DATE'03 Designers' Forum), Paris, France (2004)
10. Derrien, S., Guillou, A.C., Quinton, P., Risset, T., Wagner, C.: Automatic synthesis of efficient interfaces for compiled regular. In: Internationnal Samos Workshop on Systems, Architectures, Modeling and Simulation (Samos), Samos, Grece (2002)
11. Jennings, G.: A case against event-driven simulation for digital system design. In: Proceedings of the 24th annual symposium on Simulation, IEEE Computer Society Press (1991) 170-176
12. Praboulet, A., Risset, T., Scherrer, A.: Cycle accurate simulation model generation for soc prototyping. Technical Report 2004-18, LIP (2004)
13. Naresh, R.S., Keshab, K.P.: Pipelined Adaptative DFE Architecture Using Relaxed Look-Ahead. IEEE Transactions on Signal Processing 43 (1995) 1368-1385
14. Pétrot, F., Gomez, P.: Lightweight implementation of the posix threads api for an on-chip mips multiprocessor with vci interconnect. In: Design, Automation and Test in Europe Conference and Exhibition (DATE'03 Designers' Forum), Munich, Germany (2003)
15. Charot, F., Nyamsi, M., Quinton, P., Wagner, C.: Architecture Exploration for 3G Telephony Applications Using a Hardware-Software Prototyping Platform. In: Proc. of Samos IV, Samos, Greece (2004)