Co-processor synthesis: A new methodology for embedded software acceleration

Proceedings -Design, Automation and Test in Europe, DATE

Volumn 1, Issue , 2004, Pages 682-683

  Hounsell, Ben ^a   Taylor, Richard ^a  

^a CriticalBlue Ltd   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

BEHAVIORAL SYNTHESIS; CO-PROCESSORS; CONFIGURABLE PROCESSORS; DESIGN BENEFITS; NEW APPROACHES; SOFTWARE ACCELERATION; EMBEDDED SOFTWARE ACCELERATION; HARDWARE DESIGN;

EXHIBITIONS; C (PROGRAMMING LANGUAGE); CODES (SYMBOLS); COMPUTER AIDED ANALYSIS; COMPUTER HARDWARE; COMPUTER SOFTWARE; PROGRAM PROCESSORS;

EMBEDDED SOFTWARE; EMBEDDED SYSTEMS;

EID: 3042511836     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2004.1268929     Document Type: Conference Paper

References (25)

1. M. Abramovici, M. Breuer, A. Friedman, "Digital Systems Testing and Testable Design", IEEE Press, 1990.
2. F. Corno, P. Prinetto, M. Rebaudengo, M. Sonza Reorda, "New Staticcompaction Techniques of Test Sequences for Synchronous Sequential Circuits", ED&TC, 1997, pp. 37-43 (Test matrices from: http://www.cad. polito. it/tools/. ).
3. T. M. Niermann, R. K. Roy, J. H. Patel, J. A. Abraham, "Testcompaction for Sequential Circuits", IEEE Trans.computer-Aided Design, Feb. 1992, pp. 260-267.
4. B. So, "Time-Efficient Automatic Test Pattern Generation Systems", Ph. D. Thesis, EE Dept. , Univ. of Wisconsin at Madison, 1994.
5. I. Pomeranz and S. M. Reddy, "On Staticcompaction of Test Sequences for Synchronous Sequential Circuits", Design Automation Conference, June 1996, pp. 215-220.
6. K. O. Boateng, H. Konishi, T. Nakata, "A Method of Staticcompaction of Test Stimuli", Proc. of the 10th Asian Test Symposium, 2001.
7. J. Raik, A. Jutman, R. Ubar, "Exact Staticcompaction of Sequential Circuit Tests using branch-And-bound and Search State Registration", IEEE European Test Workshop, 2002.
8. I. Pomeranz, S. Reddy, "Vector Replacement to Improve Static-Testcompaction for Synchronous Sequential Circuits", IEEE Trans. on CAD, Feb. 2001, pp. 336-342.
9. I. Pomeranz, S. Reddy, "Reverse-Order-Restoration-Based Static Testcompaction for Synchronous Sequential Circuits", IEEE Trans.computer-Aided Design, vol. 22, no. 3, March 2003, pp. 293-304.
10. T. Villa, "Encoding Problems in Logic Synthesis", Ph. D. Thesis, EECS, Univ. of California at Berkeley, 1995.
11. O. Coudert, "Two-level logic minimization: An overview", Integration, VLSI journal, Oct. 1994, pp. 97-140.
12. S. K. Bommu, S. T. Chakradhar and K. B. Doreswamy, "Staticcompaction Using Overlapped Restoration and Segment Pruning", Int. Conf. oncomputer-Aided Design, Nov. 1998, pp. 140-146.
13. F. Brglez, D. Bryan and K. Kozminski, "Combinational profiles of sequential benchmark circuits", Int. Symposium on Circuits and Systems, 1989, pp. 1929-1934.
14. T. M. Niermann and J. H. Patel, "HITEC: A test generation package for sequential circuits", Proc. of the European Conf. on Design Autom. , 1991, pp. 214-218.
15. F. Corno, P. Prinetto, M. Rebaudengo, M. Sonza Reorda, "GATTO: A Genetic Algorithm for Automatic Test Pattern Generation for Large Synchronous Sequential Circuits", IEEE Trans. on CAD, Vol. 15, No 8, Aug. 1996, pp. 991-1000.
16. Priv.communication with Prof. F. Corno, co-Author of
17. F. Corno, M. Sonza Reorda, G. Squillero, "RT-level ITC99 Benchmarks and First ATPG Results", IEEE Design &Test ofcomputers, vol. 17, July-Sept. 2000, pp. 44-53. [Online]. Available: http://www.cad. polito. it/tools/.
18. F. Corno, M. Sonza Reorda, P. Prinetto, "Testability analysis and ATPG on behavioral RT-level VHDL", IEEE International Test Conference, 1997. [Online]. Available: http://www.cad. polito. it/tools/. )
19. M. S. Hsiao, E. M. Rudnick and J. H. Patel, "Fast Algorithms for Staticcompaction of Sequential Circuits Test Vectors", Proc. VLSI Test Symp. , April 1997, pp. 188-195.
20. W. Quine, "A Way to Simplify Truth Functions", American Math. Monthly, Vol. 62, 1955, pp. 627-631.
21. E. McCluskey, "Minimization of Boolean Functions", Bell System Technical Journal, Vol. 35, 1959, pp. 1417-1444.
22. G. Hachtel, F. Somenzi, Logic Synthesis and Verification Algorithms, Kluwer Academic Publishers,1996.
23. R. Brayton, G. Hachtel, C. McMullen, A. Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis, Kluwer Academic Publishers,1992.
24. M. Dimopoulos, P. Linardis, "Improving a GA-based ATPG for Sequential Circuits by Exploiting Dynamically Generated Essential Sequences", in Advances in Scientificcomputing,computational Intelligence and Applications, WSEAS Press, 2001, pp 373-377.
25. Fallah F. , Liao S. , Devadas S. , "Solving covering problems using LPR-based lower bounds", IEEE Trans. on VLSI Systems, Vol. 8, no. 1, Feb. 2000, pp. 9-17.