HiPAR-DSP: A parallel VLIW RISC processor for real time image processing applications

1997 3rd International Conference on Algorithms and Architectures for Parallel Processing, ICA3PP 1997

Volumn , Issue , 1997, Pages 155-162

  Wittenburg, J P ^a   Ohmacht, M ^a   Kneip, J ^a   Hinrichs, W ^a   Pirsch, P ^a  

^a LEIBNIZ UNIVERSITY HANNOVER   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

C++ (PROGRAMMING LANGUAGE); COMPUTER SOFTWARE; DIGITAL SIGNAL PROCESSING; INTEGRATED CIRCUIT DESIGN; PARALLEL ARCHITECTURES; REDUCED INSTRUCTION SET COMPUTING; SOFTWARE DESIGN; VERY LONG INSTRUCTION WORD ARCHITECTURE;

DATA-LEVEL PARALLELISM; HIGH-LEVEL PROGRAMMING; IMAGE PROCESSING ALGORITHM; INSTRUCTION LEVEL PARALLELISM; REAL-TIME IMAGE PROCESSING; RISC ARCHITECTURE; SOFTWARE DEVELOPMENT TOOLKIT; SUSTAINED PERFORMANCE;

IMAGE PROCESSING;

EID: 33645150188     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICAPP.1997.651487     Document Type: Conference Paper

References (8)

1. K. Ronner, J. Kneip:" Architecture and Applications of the HiPAR Video Signal Processor", Circuits and Systems on Video Technology Vol. 6, No. 1, pp. 56-66, Feb 1996
2. J. Kneip, J.P. Wittenburg, et. al.:"An Algorithm Adapted Autonomous Controlling Concept for a Parallel Single Chip Digital Signal Processor".Proc. of the 8th int. Workshop on VLSI Signal Processing, pp. 41-50, Osaka, 1995
3. H. Volkers:"Ein Beitrag zu Speicherarchitekturen programmierbarer Multipro-zessoren der Bildverarbeitung",.P/!.D Thesis, Inst. f. Theoretische Nachrichten-technik und Informationsverarbeitung, Univ. Hannover, 1992. (In German)
4. J.L. Hennesy, D.A. Patterson, "Computer Architecture: A Quantitative Approach", Morgan Kaufmann Publishers, San Mateo, CA, USA 1990
5. B.R. Rau, J. A. Fisher:"Instruction-Level Parallel Processing: History, Overview and Perspective", in B. R. Rau, J. A. Fisher (Eds.): Instruction Level Parallelism, Kluver Academic Publishers, Boston, MA, 1993
6. R. Govindarjan, E.R. Altman, Guang, R. Gao, "A Framework for Resource Constrained Rate-Optimal Software Pipelining", IEEE Transactions on Parallel and Distributed Systems, Vol. 7, Nr. 11, pp.1133-1149, Nov 1996.
7. Loughborough Sound Images:"Evaluation of the Performance of the C6201 Processor & Compiler", LSI pic, Loughborough England 1996
8. Ariel Corporation:"IMPLIB Optimized T320C80 Image Processing Library VI.0", Ariel Corporation Machine Vision Data Sheet, Cranbury NJ, USA 1996