A 2D addressing mode for multimedia applications

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2268, Issue , 2002, Pages 291-306

  Kuzmanov, Georgi ^a   Vassiliadis, Stamatis ^a   van Eijndhoven, Jos T J ^b  

^a DELFT UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

BENCHMARKING; COMPUTER SOFTWARE; DIGITAL STORAGE; EMBEDDED SYSTEMS; SIGNAL ENCODING;

ARCHITECTURAL FEATURES; ARCHITECTURAL SOLUTIONS; COMPRESSION STANDARDS; CYCLE-ACCURATE SIMULATORS; INSTRUCTION SET EXTENSION; MULTIMEDIA APPLICATIONS; MULTIMEDIA ARCHITECTURE; PERFORMANCE REQUIREMENTS;

MOTION PICTURE EXPERTS GROUP STANDARDS;

EID: 84949211280     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-45874-3_17     Document Type: Conference Paper

References (21)

1. M. Berekovic, H.-J. Stolberg, M. B. Kulaczewski, P. Pirsh, H. Moler, H. Runge, J. Kneip, and B. Stabernack. Instruction set extensions for MPEG-4 video. Journal of VLSI Signal Processing, 23(1):27-49, October 1999.
2. G. A. Blaauw and F. P. Brooks. Computer Architecture: Concepts and Evaluation. Addison-Wesley, 1997.
3. E. Brockmeyer, L. Nachtergaele, F. V. Catthoor, J. Bormans, and H. J. D. Man. Low power memory storage and transfer organization for the MPEG-4 full pel motion estimation on a multimedia processor. IEEE Transactions on Multimedia, 1(2):202-216, June 1999.
4. P. Budnik and D. J. Kuck. The organization and use of parallel memories. IEEE Transactions on Computers, 20(12):1566-1569, December 1971.
5. D.C. Burger and T.M. Austin. The simpleScalar Tool Set, Version 2.0. Technical Report CS-TR-1997-1342. University of Wisconsin-Madison, 1997.
6. S. Dutta and W. Wolf. A flexible parallel architecture adapted to block-matching motion-estimation algorithms. IEEE Transactions on Circuits and Systems for Video Technology, 6(1):74-86, February 1996.
7. G. Heising and M. Wollborn. MPEG-4 video reference software package. ACTS AC098 mobile multimedia systems (MOMUSYS), December, 1999.
8. H.-J. Stolberg, M. Berekovic, P. Pirsch, H. Runge, H. Moller, and J. Kneip. The MPIRE MPEG-4 codec DSP and its macroblock engine. In IEEE International Symposium on Circuits and Systems, volume II, pages 192-195, Geneva, Switzerland, 28-31 May 2000.
9. K. Herrmann, S. Moch, J. Hilgenstock, and P. Pirsch. Implementation of a Multiprocessor System with Distributed Embedded DRAM on a Large Area Integrated Circuit. In IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT), pages 105-113, October 2000.
10. J. Hilgenstock, K. Herrmann, and P. Pirsch. Memory Organization of a Single-Chip Video Signal Processing System with Embedded DRAM. In 9-th Great Lakes Symposium on VLSI, pages 42-45, March 1999.
11. ISO/IEC JTC11/SC29/WG11 W2502. ISO/IEC 14496-2. Final Draft International Standard. Part2: Visual, Oct.1998.
12. ISO/IEC JTC1/SC29/WG11 N3312. MPEG-4 video verification model version 16.0.
13. ISO/IEC JTC1/SC29/WG11 N4030. MPEG-4 Overview-(V.18-Singapore Version), March 2001.
14. P. M. Kogge. The Architecture of Pipelined Computers. McGraw-Hill, 1981.
15. D. H. Lawrie. Access and alignment of data in an array processor. IEEE Transactions on Computers, C-24(12):1145-1155, December 1975.
16. J. W. Park. An efficient buffer memory system for subarray access. IEEE Transactions on Parallel and Distributed Systems, 12(3):316-335, March 2001.
17. J. W. Park and D. T. Harper. An efficient memory system for the SIMD construction of a gaussian pyramid. IEEE Transactions on Parallel and Distributed Systems, 7(8):855-860, August 1996.
18. R. Schaffer, R. Merker, and F. Catthoor. Combining background memory management and regular array co-partitioning, illustrated on a full motion estimation kernel. In 13th International Conference on VLSI Design, pages 104-109, 3-7 January 2000.
19. D. C. van Voorhis and T. H. Morrin. Memory systems for image processing. IEEE Transactions on Computers, C-27(2):113-125, February 1978.
20. S. Vassiliadis, S. Wong, and S. Cotofana. The MOLEN rm-coded processor. In 11th International Conference on Field Programmable Logic and Applications (FPL), 2001.
21. XILINX. Virtex-II Platform FPGA Handbook, December 2000.