Combining equivalence verification and completion functions

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3312, Issue , 2004, Pages 98-112

  Aagaard, Mark D ^a   Ciubotariu, Vlad C ^a   Higgins, Jason T ^a   Khalvati, Farzad ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN; FORMAL METHODS; RECONFIGURABLE HARDWARE;

COMPOSABLE; EQUIVALENCE VERIFICATION; PIPELINED CIRCUITS; REGISTER TRANSFER LEVEL; SOBEL EDGE DETECTORS; VERIFICATION STRATEGY;

FUNCTIONS;

EID: 35048841157     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-30494-4_8     Document Type: Article

References (6)

1. S. Berezin, E. M. Clarke, A. Biere, and Y. Zhu. Verification of out-of-order processor designs using model checking. Formal Methods in System Design, 20(2):159-186, March 2002.
2. J. R. Burch and D. L. Dill. Automatic verification of pipelined microprocessor control. In CAV, pages 68-70. Springer Verlag, July 1994.
3. R. Hosabettu, G. Gopalakrishnan, and M. Srivas. Formal verification of a complex pipelined processor. Formal Methods in System Design, 23(2):171-213, September 2003.
4. OpenCores. OpenRISC 1000 Architecture Manual, 2003.
5. Synopsys, Inc. Synopsys Formality Data Sheet, 2004.
6. M. Velev. Using rewriting rules and positive equality to formally verify wide-issue out-of-order microprocessors with a reorder buffer. In DATE, pages 28-35, Mar. 2002.