Digital controller for high-frequency rectifiers with power factor correction suitable for on-chip implementation

Fourth Power Conversion Conference-NAGOYA, PCC-NAGOYA 2007 - Conference Proceedings

Volumn , Issue , 2007, Pages 1527-1531

  Prodić, Aleksandar ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

Digital control; IC implementation; PFC

Indexed keywords

ANALOG TO DIGITAL CONVERSION; COMPUTATIONAL COMPLEXITY; DIGITAL CONTROL SYSTEMS; DYNAMIC RESPONSE; ELECTRIC LOADS; ELECTRIC POTENTIAL;

DIGITAL ARCHITECTURE; DIGITAL PULSE-WIDTH MODULATOR (DPWM); IC IMPLEMENTATION;

ELECTRIC RECTIFIERS;

EID: 34748879948     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PCCON.2007.373166     Document Type: Conference Paper

References (19)

1. S. Buso, P. Mattavelli, L. Rossetto, G. Spiazzi, "Simple digital control improving dynamic performance of power factor preregulators," IEEE Transactions on Power Electronics, vol. 18, Issue 5, pp. 814-823, Sep. 1998.
2. A. Prodić, D. Maksimović, and R.W. Erickson, "Dead-zone digital controllers for improved dynamic response of low harmonic rectifiers," IEEE Transactions on Power Electronics, vol. 21, Issue 1, pp.173-181, Jan. 2006.
3. S. Bibian, H. Jin, "Digital control with improved performance for boost power factor correction circuits," in Proc., IEEE APEC Conf., 2001, pp. 137-143.
4. W. Zhang, G. Feng, Yan-Fei Liu, and B. Wu, "A digital power factor correction (PFC) control strategy optimized for DSP", IEEE Transactions on Power Electronics, vol. 19, Issue 6, pp. 1474-1485, Nov. 2004.
5. K. De Gusseme, D. Van de Sype, A. P. Van den Bossche, and J. A. Melkebeek, "Sample correction for digitally controlled boost PFC converters operating both in CCM and DCM," in Proc., IEEE APEC Conf., 2003, pp. 389-395.
6. S. Kim, P Enjeti, "A Parallel-Connected Single Phase Power Factor Correction Approach With Improved Efficiency," IEEE Transactions on Power Electronics, vol. 19, Issue 1, pp. 87-93, Jan. 2004.
7. F. Carobolante, "Digital Power: from Marketing Buzzword to Market Relevance," in Proc. IEEE COMPEL Conf. July 2006, pp.102-105.
8. nd ed. Boston, MA: Kluwer, 2000, pp. 668-673.
9. A. Syed, E. Ahmed, D. Maksimovic, E. Alarcon, "Digital Pulse Width Modulator Architectures," in Proc. IEEE PESC Conf. June 2004, pp. 4689-4695.
10. A.V. Peterchev, S.R. Sanders, "Quantization resolution and limit cycling in digitally controlled PWM converters," IEEE Trans. Power Electron., Special Issue on Digital Control, vol.18, pp. 301-308, January 2003.
11. B. Patella, A. Prodic, A. Zirger, D. Maksimovic, "High-frequency digital controller PWM controller IC for DC-DC converters," IEEE Trans. Power Electron., Special Issue on Digital Control, vol. 18, pp. 438-446, January 2003.
12. N. Rahman, K. Wang, A. Parayandeh, and A. Prodić, "Multimode Digital SMPS Controller IC for Low-Power Management," in Proc. IEEE ISCAS '06.
13. M. Vincent, D. Maksimovic, "Matched Delay-line voltage Converter," US Patent 6958721, Oct 2005.
14. G. Spiazzi, P. Mattavelli, L. Rossetto, "Power factor preregulators with improved dynamic response," in Proc. IEEE PESC Conf., 1995, pp. 150-156.
15. J. B. Williams, "Design of feedback loop in unity power factor AC to DC converter," in Proc. IEEE PESC Conf., 1989, pp. 959-967.
16. J. Lazar , S. Ćuk, "Feedback loop analysis for AC/DC rectifiers operating in discontinuous conduction mode," in Proc. IEEE APEC Conf., 1996, pp. 797-806.
17. A. Prodić, D. Maksimović, and R.W. Eriekson, "Dead-zone digital controllers for improved dynamic response of low harmonic rectifiers," IEEE Transactions on Power Electronics, vol. 21, Issue 1, pp. 173-181, Jan. 2006.
18. nd ed. Boston, MA: Kluwer, 2000, pp. 668-673.
19. A. Prodic, "Compensator design and stability assessment for fast voltage loops of power factor correction rectifiers," IEEE Transactions on Power Electronics, in print.