New power gating structure with low voltage fluctuations by bulk controller in transition mode

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2007, Pages 3740-3743

  Chang, Chung Yu ^a   Yang, Wei Ben ^a   Huang, Ching Ji ^a   Chien, Cheng Hsing ^a  

^a INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTE   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

ELECTRIC POWER UTILIZATION; GAIN CONTROL; GATES (TRANSISTOR); TRANSISTORS;

POWER GATING STRUCTURES; SLEEP TRANSISTORS;

VOLTAGE CONTROL;

EID: 34548858983     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/iscas.2007.378656     Document Type: Conference Paper

References (9)

1. S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "A 1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS," IEEE Journal of Solid-State Circuits, vol. 30, no. 8, pp. 847-854, Aug. 1995.
2. J. T. Kao and A. P. Chandrakasan, "Dual-threshold voltage techniques for low-power digital circuits," IEEE Journal of Solid-state circuits, 35(7):1009-1018, July 2000.
3. S. Kim, S.V. Kosonocky, and D. R. Knebel, "Understanding and minimizing ground bounce during mode transition of power gating structures", in Proc. of the 29th European Solid-State Circuits Conference, pp.22-25, Aug. 2003.
4. S. Kim, S.V. Kosonocky, and D. R. Knebel, "Minimizing inductive noise in system-on-a-chip with multiple power gating structures", in Proc. of the 29th European Solid-State Circuits Conference, pp. 635-638, Sep. 2003.
5. Y. Gotoh, S. Konaka, S. Mutoh, and S. Shigematsu, "Design method of MTCMOS power switch for low-voltage high speed LSIs," in Asia and South Pacific Design Automation Conference, pp. 113-116, 1999.
6. H. Kawaguchi, K. Nose, and T. Sakura, "A super cut-off CMOS (SCCMOS) scheme for 0.5-V supply voltage with picoampere standby current,' IEEE Journal of Solid-State Circuits, vol. SC-35, pp. 1498-1501, Oct. 2000.
7. S. V. Kosonocky, M. Immediate, P. Cotzell, T. Hook, R. Mann, and J. Brown, "Enhanced multi-threshold (MTCMOS) circuits using variable well bias," in Proceedings of International Symposium on Low-Power Electronics and Design, pp. 165-169, Aug. 2001.
8. H. O. Kim,Y. Shin, "Analysis and optimization of gate leakage current of power gating circuits", in Proc. of Asia and South Pacific Conference on Design Automation, pp. 24-27, Jan. 2006.
9. S. Kim, S.V. Kosonocky, D. R. Knebel, and K. Stawiasz, "Experimental Measurement of A Novel Power Gating Structure with Intermediate Power Saving Mode", in Proc. of the 2004 International Symposium on Low Power Electronics and Design, pp.20-25, Aug. 2004.