Multi-level assertion-based design

Proceedings - Fifth ACM and IEEE International Conference on Formal Methods and Models for Co-Design, MEMOCODE'07

Volumn , Issue , 2007, Pages 85-86

  Eveking, Hans ^a   Braun, Martin ^a   Schickel, Martin ^a   Schweikert, Martin ^a   Nimbler, Volker ^a  

^a DARMSTADT UNIVERSITY OF TECHNOLOGY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER PROGRAMMING; MATHEMATICAL MODELS;

ASSERTION-BASED DESIGN; BEHAVIORAL MODELS; CANDO-OBJECTS;

SYSTEMS ANALYSIS;

EID: 34548839115     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/MEMCOD.2007.371244     Document Type: Conference Paper

References (9)

1. A. Biere, A. Cimatti, E. M. Clarke, Y. Zhu: "Symbolic model checking without BDDs", TACAS'99, Springer LNCS 1579, 1999.
2. J. Bormann, C. Blank, K. Winkelmann: "Technical and Managerial Data about Property Checking with Complete Functional Coverage", EuroDesignCon, Munich, 2005.
3. S. Das, P. Basu, P. Dasgupta, P. Chakrabarti: What lies between Design Intent Coverage and Model Checking, in Proc. DATE'06, 2006.
4. B. Jobstmann, R. Bloem: Optimizations for LTL Synthesis, in Proc. FMCAD'06, 2006.
5. Y. Oddos, K. Morin-Allory, D. Borrione: On-Line Test Vector Generation from Temporal Constraints Written in PSL, in Proc. VLSI-SoC'06.
6. PROSYD Project, Deliverable 2.1/1: Property-based Design and Implementation, 5/2005, www.prosyd.org.
7. D.Robinson: Shorten and Simplify SoC Verification using a Generic eVC, V1.2, 5/2005, www.verilab.com.
8. M. Schickel, V. Nimbler, M. Braun, H. Eveking: On Consistency and Completeness of Property-Sets: Exploiting the Property-Based Design Process, in Proc. of FDL'06, 2006.
9. M. Schickel, V. Nimbler, M. Braun, H. Eveking: "An Efficient Synthesis Method for Property-Based Design in Formal Verification", in: Sorin Huss (Ed.): Advances in Design and Specification Languages for Embedded Systems, Kluwer Acad. Publishers, 2007.