Energy aware distributed arithmetic DCT architectures

IEEE Workshop on Signal Processing Systems, SiPS: Design and Implementation

Volumn 2003-January, Issue , 2003, Pages 351-356

  Darwish, T ^a   Bayoumi, M ^a  

^a UNIVERSITY OF LOUISIANA AT LAFAYETTE   (United States)

Author keywords

Arithmetic; Computer architecture; Discrete cosine transforms; Discrete Fourier transforms; Karhunen Loeve transforms; Multimedia systems; Power dissipation; Power system reliability; Transform coding; Video compression

Indexed keywords

COMPUTER ARCHITECTURE; COSINE TRANSFORMS; DATA COMPRESSION; DIGITAL ARITHMETIC; DISCRETE FOURIER TRANSFORMS; ELECTRIC LOSSES; ENERGY DISSIPATION; FILTER BANKS; IMAGE CODING; IMAGE COMPRESSION; MATHEMATICAL TRANSFORMATIONS; MULTIMEDIA SYSTEMS; POWER MANAGEMENT; SIGNAL PROCESSING; VIDEO SIGNAL PROCESSING;

ARCHITECTURE-BASED; DISTRIBUTED ARITHMETIC; KARHUNEN LOEVE TRANSFORM (KLT); OUTPUT SIGNAL QUALITIES; POWER SYSTEM RELIABILITY; PROPOSED ARCHITECTURES; SIGNAL QUALITY; TRANSFORM CODING;

DISCRETE COSINE TRANSFORMS;

EID: 34548328887     PISSN: 15206130     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SIPS.2003.1235695     Document Type: Conference Paper

References (12)

1. Shen-Fu Hsiao, and Wei-Ren Shiue, "A New Hardware-Efficient Algorithm and Architecture for Computation of 2-D DCTs on a Linear Array," IEEE Trans. CAS for Video Technology, Vol. 11, No. 11, Nov 2001.
2. V. Bhaskaran, and K. Konstantinides, Image and Video Compression Standards. Kluwer Academic Publisher, Norwell, MA, 1995.
3. N. Ahmed, T. Natarajan, and K. R. Rao, "Discrete Cosine Transform." IEEE Trans. Computers, Vol. 23, 1974.
4. Debin Zhao, Wen Gao, and Y. K. Chan, "Morphological Representation of DCT Coefficients for Image Compression," IEEE Trans. CAS for Video Technology, Vol. 12, No. 9, Sept. 2002.
5. W.Chen, C. H. Smith and S. Fralic, "A Fast Computational Algorithm for the Discrete Cosine Transform," IEEE Trans. on Communication, Vol. 25, September 1977.
6. Wendi Pan, Ahmed Shams, and Magdy Bayoumi, "NEDA: A New Distributed Arithmetic Architecture and its Implementation to one Dimensional Discrete Cosine Transforms," 1999 IEEE Workshop on Signal Processing Systems, SiPS'99, 1999.
7. Thucydides Xanthopoulos, and Anantha Chandrakasan, "A Low-Power DCT Core Using Adaptive Bitwidth and Arithmetic Activity Exploiting Signal Correlations amd Quantization," IEEE J. of Solid-State Circuits, Vol. 35, No. 5, May 2000.
8. P. A. Ruetz, P. Tong, D. A. Luthi, and P. H. Ang, "A High Performance Full-Motion Video Compression Chip Set," IEEE Trans. Circuits Syst. Video Technol., Vol. 2, June 1992.
9. A. Madisetti and A. N. Willson, "A 100 MHz 2-D 8x8 DCT/IDCT processor for HDTV Applications," IEEE Trans. Circuits Syst. Video Technol., Vol. 5, April 1995.
10. M. T. Sun, T. C. Chen, and A. M. Gottlieb, "VLSI Implemenation of a 16x16 Discrete Cosine Transform," IEEE Trans. Circuits Syst., Vol. 36, No. 4, April 1989
11. Luigi Atzori, Francesco De Natale, and Fabrizio Granelli, "Adaptive Anisotropic Filtering (AAF) for Real-Time Visual Enhancement of MPEG-Coded Video Sequences," IEEE Trans. CAS for Video Technology, Vol. 12, No. 5, May 2002.
12. Yingwei Chen, Zhung Zhong, Tse-Hua Lan, Sharon Peng, and Kees van Zon, "Regulated Complexity Scalable MPEG-2 Video Decoding for Media Processors," IEEE Trans. CAS for Video Technology, Vol. 12, No. 8, August 2002.