Regulated complexity scalable MPEG-2 video decoding for media processors

IEEE Transactions on Circuits and Systems for Video Technology

Volumn 12, Issue 8, 2002, Pages 678-687

  Chen, Yingwei ^b   Zhong, Zhun ^a,b   Lan, Tse Hua ^a,b   Peng, Sharon ^a,b   Van Zon, Kees ^b  

^a IEEE

^b PHILIPS RESEARCH LABORATORIES   (Netherlands)

Author keywords

Complexity; Decoding; Media processors; MPEG 2; Programmable; Scalability; Software implementation

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; COMPUTER SOFTWARE; IMAGE CODING; SIGNAL TO NOISE RATIO; VIDEO SIGNAL PROCESSING;

MEDIA PROCESSORS;

DECODING;

EID: 0036687993     PISSN: 10518215     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSVT.2002.800861     Document Type: Article

References (13)

1. VLSI design and implementation fuels the signal-processing revolution
2. Implementing real-time video decoding on multimedia processors by complexity prediction techniques
3. Predicting MPEG execution times
4. Estimating decoding times of MPEG-2 video streams
5. An SDTV decoder with HDTV capability
6. DCT domain filter for ATV down conversion
7. Complexity scalable video decoding via IDCT data pruning
8. Scalable video algorithms and quality-of-service resource management for consumer terminals