Survey of stochastic computation on factor graphs

Proceedings of The International Symposium on Multiple-Valued Logic

Volumn , Issue , 2007, Pages 54-59

  Tehrani, Saeed Sharifi ^a   Mannor, Shie ^a   Gross, Warren J ^a  

^a MCGILL UNIVERSITY   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTATION THEORY; DIGITAL CIRCUITS; GRAPH THEORY; HIGH SPEED NETWORKS; ITERATIVE DECODING;

FACTOR GRAPHS; HIGH-SPEED HARDWARE IMPLEMENTATION; STOCHASTIC COMPUTATION; SUM-PRODUCT ALGORITHM (SPA);

RANDOM PROCESSES;

EID: 34548279820     PISSN: 0195623X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISMVL.2007.53     Document Type: Conference Paper

References (17)

1. A. Dinu et al. Stochastic implementation of motor controllers. In Proc. of the IEEE Int. Symp. on Industrial Electronics, pages 639-644, July 2002.
2. A. Rapley et al. Stochastic iterative decoding on factor graphs. In Proc. 3rd Int. Symp. on Turbo Codes and Related Topics, pages 507-510, Brest, France, Sept. 2003.
3. C. Berrou, A. Glavieux, and R Thitimajshima. Near shannon limit error-correcting coding: Turbo codes. In Proc. IEEE Int. Conf. on Communications, pages 1064-1070, May 1993.
4. B. Brown and H. Card. Stochastic neural computation I: Computational elements. IEEE Trans. on Computers, 50(9):891-905, Sept. 2001.
5. C Winstead et al. Stochastic iterative decoders. In Proc. IEEE Int. Symp. on Information Theory, pages 1116-1120, Sept. 2005.
6. B. Gaines. Advances in Information Systems Science, chapter 2, pages 37-172. Plenum, New York, 1969.
7. R. G. Gallager. Low Density Parity Check Codes. Cambridge, MA: MIT Press, 1963.
8. V. Gaudet and A. Rapley. Iterative decoding using stochastic computation. Electron. Lett., 39(3):299-301, Feb. 2003.
9. W. J. Gross, V. Gaudet, and A. Milner. Stochastic implementation of LDPC decoders. In Proc. 39th Asilomar Conf. on Signals, Systems, and Computers, Nov. 2005.
10. J. Han and P. Jonker. A system architecture solution for unreliable nanoelectronic devices. IEEE Trans. on Nanotechnology, 1(4):201-208, Dec. 2002.
11. K. Nepal et al. Designing logic circuits for probabilistic computation in the presence of noise. In the Design Automation Conference, June 2005.
12. F. Kschischang, B. Frey, and H. Loeliger. Factor graphs and the sum-product algorithm. IEEE Trans. Inform. Theory, 47(2):498-519, Feb 2001.
13. M. A. Nielsen and I. L. Chuang. Quantum Computation and Quantum Information. Cambridge U. Press, 2000.
14. J. Pearl. Probabilistic Reasoning in Intelligent Systems: Networks of Plausible Inference. Kaufman, 1988.
15. T. J. Richardson and R. Urbanke. The capacity of low-density parity-check codes under message-passing decoding. IEEE Trans. Inform. Theory, 47:599-618, Feb. 2001.
16. S. Sharifi Tehrani, W. J. Gross, and S. Mannor. Stochastic decoding of LDPC codes. IEEE Communications Letters, 10(10):716-718, Oct. 2006.
17. C. Winstead. Error-control decoders and probabilistic computation. In Tohoku Univ. 3rd SOIM-COE Conf., Sendai, Japan, Oct. 2005.