Inversion/division in galois field using multiple-valued logic

Proceedings of The International Symposium on Multiple-Valued Logic

Volumn , Issue , 2007, Pages 16-

  Abu Khader, Nabil ^a   Siy, Pepe ^a  

^a Wayne State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BINARY CODES; ELECTRIC POWER SYSTEM INTERCONNECTION; PIPELINE PROCESSING SYSTEMS; TRANSISTORS;

GALOIS FIELDS; MULTIPLE-VALUED LOGIC;

LOGIC CIRCUITS;

EID: 34548263135     PISSN: 0195623X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISMVL.2007.29     Document Type: Conference Paper

References (6)

1. Peterson W. W., Weldon E. J. Error-Correcting Codes. MIT Press, Cambridge, MA, 1972.
2. m). Integration, the VLSI Journal, 35, 1 (June 2003), 11-24.
3. m) using Neuron MOSFETs", Integration, the VLSI Journal, Volume 39, Issue 1, September 2005, Pages 29-47.
4. Schroeder M. R. Number Theory In Science and Communication. Springer-Verlag, 2nd Edition, 1986.
5. Sunar B., Savas E., Koc C. K. Constructing composite field representations for efficient conversion, "IEEE Transactions on computers, 52,11 (Nov. 2003), 1391-1398.
6. 2 Circuit in Galois Field", IEEE 35th International Symposium on Multiple-Valued Logic (ISMVL'05), May 2005.