A synthesis approach for coarse-grained antifuse-based FPGAs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 26, Issue 9, 2007, Pages 1564-1575

  Kang, Chang Woo ^a   Iranli, Ali ^b   Pedram, Massoud ^c  

^a SAMSUNG Electronics   (South Korea)

^b QUALCOMM INC   (United States)

^c University of Southern California   (United States)

Author keywords

Antifuse; Clustering; Coarse grained; Fieldprogrammable gate array (FPGA)

Indexed keywords

CLUSTERING ALGORITHMS; DYNAMIC PROGRAMMING; ELECTRIC FUSES; LINEAR PROGRAMMING; LOGIC GATES; OPTIMIZATION;

ANTIFUSE; COARSE-GRAINED; LOGIC CELLS; MACROCELLS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 34548242310     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2007.895781     Document Type: Article

References (22)

1. S. Brown and J. Rose, "Architecture of FPGAs and CPLDs: A tutorial," IEEE Des. Test Comput., vol. 13, no. 2, pp. 42-57, 1996.
2. V. Betz, J. Rose, and A. Marquardt, Architecture and CAD for Deep-Submicron FPGAs. Norwell, MA: Kluwer, 1999.
3. E. Ahmed, "The effect of logic block granularity on deep-submicron FPGA performance and density," M.S. thesis, Univ. Toronto, Toronto, ON, Canada, 2001.
4. C. W. Kang, A. Iranli, and M. Pedram, "Technology mapping and packing for coarse-grained, anti-Fuse based FPGAs," in Proc. Asia-South Pacific Des. Autom. Conf., 2004, pp. 209-211.
5. C. W. Kang and M. Pedram, "Clustering techniques for coarse-grained, antifuse FPGAs," in Proc. Asia-South Pacific Des. Autom. Conf., 2005, pp. 785-790.
6. pASIC3 FPGA Family Datasheet, QuickLogic Corporation. [Online]. Available: http://www.quicklogic.com/images/pasic3_Family_DS.pdf
7. Virtex FPGA Datasheet, Xilinx Corporation. [Online]. Available: http://www.xilinx. com/support/library.htm
8. APEX FPGA Datasheet, Altera Corporation. [Online]. Available: http://www.altera.com/literature/ds/ds_ap2.pdf
9. J. Cong and Y. Ding, "FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs," IEEE Trans. Comput.-Aided Design, vol. 13, no. 1, pp. 1-12, Feb. 1994.
10. J. Cong and Y. Ding, "Combinational logic synthesis for SRAM-based field-programmable gate arrays," ACM Trans. Des. Autom. Electron. Syst., vol. 1, no. 2, pp. 145-204, Apr. 1996.
11. S. Ercolani and G. De Micheli, "Technology mapping for electrically programmable gate arrays," in Proc. 28th ACM/EEE Des. Autom. Conf., 1991, pp. 234-239.
12. Y.-T. Lai, S. Sastry, and M. Pedram, "Boolean matching using binary decision diagrams with applications to logic synthesis and verification," in Proc. IEEE Int. Conf. Comput. Des., 1992, pp. 42-458.
13. L. Benini and G. De Micheli, "A survey of Boolean matching techniques for library binding," ACM Trans. Des. Autom. Electron. Syst., vol. 2, no. 3, pp. 193-226, Jul. 1997.
14. J. Cong, J. Peck, and Y. Ding, "RASP: A general logic synthesis system for SRAM-based FPGAs," in Proc. FPGA, 1996, pp. 137-143.
15. V. Betz and J. Rose, "Cluster-based logic blocks for FPGAs: Area-efficiency vs. input sharing and size," in Proc. Custom Integr. Circuits Conf., 1997, pp. 551-554.
16. A. Marquardt, V. Betz, and J. Rose, "Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density," in Proc. FPGA, 1999, pp. 37-46.
17. E. Bozogzadeh, S. Ogrenci-Memik, and M. Sarrafzadeh, "Rpack: Routability-driven packing for cluster-based FPGA," in Proc. Asia-South Pacific Des. Autom. Conf., 2001, pp. 629-634.
18. A. Singh and M. Marek-Sadowska, "Efficient circuit clustering for area and power reduction in FPGAs," in Proc. FPGA, 2002, pp. 59-66.
19. QuickLogic.com, QuickWorks User Manual. [Online]. Available: http://www.quicklogic.com/images/QW_UM_9_8_4.pdf
20. E. M. Sentovich et al., SIS: A System for Sequential Circuit Synthesis. Berkeley, CA: Electron. Res. Lab., College Eng., Univ. California, 1992.
21. W. E. Donath, "Placement and average interconnect requirements of computer logic," IEEE Trans. Circuits Syst., vol. CAS-26, no. 4, pp. 272-277, 1974.
22. V. Betz and J. Rose, "VPR: A new packing, placement, and routing tool for FPGA research," in Proc. Int. Workshop FPL, 1997, pp. 213-222.