An online EHW pattern recognition system applied to face image recognition

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 4448 LNCS, Issue , 2007, Pages 271-280

  Glette, Kyrre ^a   Torresen, Jim ^a   Yasunaga, Moritoshi ^b  

^a UNIVERSITY OF OSLO   (Norway)

^b UNIVERSITY OF TSUKUBA   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

EVOLUTIONARY ALGORITHMS; MATHEMATICAL MODELS; ONLINE SYSTEMS;

EVOLVABLE HARDWARE (EHW); ONLINE EVOLUTION;

PATTERN RECOGNITION;

EID: 34548092791     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-71805-5_30     Document Type: Conference Paper

References (15)

1. Yao, X., Higuchi, T.: Promises and challenges of evolvable hardware. In Higuchi, T., et al., eds.: Evolvable Systems: From Biology to Hardware. First International Conference, ICES 96. Volume 1259 of Lecture Notes in Computer Science. Springer-Verlag (1997) 55-78
2. Sekanina, L., Ruzicka, R.: Design of the special fast reconfigurable chip using common F PGA. In: Proc. of Design and Diagnostics of Electronic Circuits and Systems - IEEE DDECS'2000. (2000) 161-168
3. Iwata, M., Kajitani, I., Yamada, H., Iba, H., Higuchi, T.: A pattern recognition system using evolvable hardware. In: Proc. of Parallel Problem Solving from Nature IV (PPSN IV). Volume 1141 of Lecture Notes in Computer Science., Springer-Verlag (September 1996) 761-770
4. Torresen, J.: Scalable evolvable hardware applied to road image recognition. In et al., J.L., ed.: Proc. of the 2nd NASA/DoD Workshop on Evolvable Hardware, IEEE Computer Society, Silicon Valley, USA (July 2000) 245-252
5. Torresen, J., Bakke, W.J., Sekanina, L.: Recognizing speed limit sign numbers by evolvable hardware. In: Parallel Problem Solving from Nature. Volume 2004., Springer Verlag (2004) 682-691
6. Yasunaga, M., Nakamura, T., Yoshihara, I., Kim, J.: Genetic algorithm-based design methodology for pattern recognition hardware. In Miller, J., et al., eds.: Evolvable Systems: From Biology to Hardware. Third International Conference, ICES 2000. Volume 1801 of Lecture Notes in Computer Science., Springer-Verlag (2000) 264-273
7. Glette, K., Torresen, J., Yasunaga, M., Yamaguchi, Y.: On-chip evolution using a soft processor core applied to image recognition. In: Proc. of the First NASA /ESA Conference on Adaptive Hardware and Systems (AHS 2006), Los Alamitos, CA, USA, IEEE Computer Society (2006) 373-380
8. Zhao, W., Chellappa, R., Phillips, P.J., Rosenfeld, A.: Face recognition: A literature survey. ACM Comput. Surv. 35(4) (2003) 399-458
9. Ngo, H., Gottumukkal, R., Asari, V.: A flexible and efficient hardware architecture for real-time face recognition based on eigenface. In: Proc. of IEEE Computer Society Annual Symposium on VLSI, IEEE (2005) 280-281
10. Glette, K., Torresen, J.: A flexible on-chip evolution system implemented on a Xilinx Virtex-II Pro device. In: Evolvable Systems: From Biology to Hardware. Sixth International Conference, ICES 2005. Volume 3637 of Lecture Notes in Computer Science. Springer-Verlag (2005) 66-75
11. Goldberg, D.: Genetic Algorithms in search, optimization, and machine learning. Addison-Wesley (1989)
12. Zhou, D., Yang, X.: Face recognition using enhanced fisher linear discriminant model with facial combined feature. In: PRICAI. Lecture Notes in Computer Science, Springer-Verlag (2004) 769-777
13. Kim, K., Kim, J., Jung, K.: Recognition of facial images using support vector mar chines. In: Proceedings of the 11th IEEE Signal Processing Workshop on Statistical Signal Processing, IEEE (2001) 468-471
14. Yasunaga, M., et al.: Gene finding using evolvable reasoning hardware. In A. Tyrrel, P.H., Torresen, J., eds.: Evolvable Systems: From Biology to Hardware. Fifth International Conference, ICES'03. Volume 2606 of Lecture Notes in Computer Science. Springer-Verlag (2003) 228-237
15. Yasunaga, M., Kim, J.H., Yoshihara, I.: The application of genetic algorithms to the design of reconfigurable reasoning vlsi chips. In: FPGA '00: Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, New York, NY, USA, ACM Press (2000) 116-125