Comb architectures for finite field multiplication in IF2m

IEEE Transactions on Computers

Volumn 56, Issue 7, 2007, Pages 909-916

  Namin, Ashkan Hosseinzadeh ^a   Wu, Huapeng ^a   Ahmadi, Majid ^a  

^a UNIVERSITY OF WINDSOR   (Canada)

Author keywords

Elliptic curve cryptography; Finite field multiplier; FPGA; Normal basis; Redundant representation

Indexed keywords

BINARY CODES; COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; CRYPTOGRAPHY;

BINARY FIELD; ELLIPTIC CURVE CRYPTOGRAPHY; FINITE FIELD MULTIPLIER; REDUNDANT REPRESENTATION;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 34547904217     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/TC.2007.1047     Document Type: Article

References (15)

1. A.H. Namin, H. Wu, and M. Ahmadi, "High Speed Word-Parallel Bit-Serial Normal Basis Finite Field Multiplier and Its FPGA Implementation," Proc. 39th Asilomar Conf. Signals, Systems, and Computers, pp. 1338-1341, Nov. 2005.
2. E.R. Berlekamp, "Bit-Serial Reed-Solomon Encoders," IEEE Trans. Information Theory, vol. 28, pp. 869-974, 1982.
3. m Yielding Small Complexity Arithmetic Circuits," IEEE Trans. Computers, vol. 47, no. 9, pp. 938-946, Sept. 1998.
4. S. Gao and S. Vanstone, "On Order of Optimal Normal Basis Generators," Math. Computation, vol. 64, no. 2, pp. 1227-1233, 1995.
5. D. Hankerson, A. Menezes, and S. Vanstone, Guide to Elliptic Curve Cryptography. Springer, Dec. 2003.
6. m)," Electronics Letters, vol. 28, no. 21, pp. 1984-1986, 8 Oct. 1992.
7. R. Katti and J. Brennan, "Low Complexity Multiplication in a Finite Field Using Ring Representation," IEEE Trans. Computers, vol. 52, no. 4, pp. 418-427, Apr. 2003.
8. R. Lidl and H. Niederreiter, Introduction to Finite Fields and Their Applications, second ed. Cambridge Univ. Press, 1997.
9. J.L. Massey and J.K. Omura, "Computational Method and Apparatus for Finite Field Arithmetic," US patent application, 1984.
10. E.D. Mastrovito, "VLSI Architectures for Computations in Galois Fields," PhD dissertation, Linköping Univ., Linköping, Sweden, 1991.
11. m)," IEEE Trans. Computers, vol. 34, no. 8, pp. 709-717, Aug. 1985.
12. H. Wu, M.A. Hasan, I.F. Blake, and S. Gao, "Finite Field Multiplier Using Redundant Representation," IEEE Trans. Computers, vol. 51, no. 11, pp. 1306-1316, Nov. 2002.
13. m)," ACM Trans. Embedded Computing Systems, special issue on embedded systems and security, vol. 52, no. 4, pp. 428-439, Apr. 2003.
14. A. Reyhani-Masoleh and M.A. Hasan, "Low Complexity Word-Level Sequential Normal Basis Multipliers," IEEE Trans. Computers, vol. 54, no. 2, pp. 98-110, Feb. 2005.
15. "Stratix Architecture," Stratix Device Handbook, version 3.3, chapter 2, Altera Corp., July 2005.