메뉴 건너뛰기




Volumn 2005, Issue , 2005, Pages 1338-1341

High speed word-parallel bit-serial normal basis finite field multiplier and its FPGA implementation

Author keywords

[No Author keywords available]

Indexed keywords

ARCHITECTURAL ANALYSIS; FINITE FIELDS; HIGH SPEED WORD;

EID: 33847658333     PISSN: 10586393     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper
Times cited : (5)

References (6)
  • 4
    • 0036859286 scopus 로고    scopus 로고
    • Huapeng Wu, M. Anwarul Hasan, Ian F. Blake, Shuhong Gao, Finite Field Multiplier Using Redundant Representation. , IEEE Trans. Computers 51(11): 1306-1316 (2002)
    • Huapeng Wu, M. Anwarul Hasan, Ian F. Blake, Shuhong Gao, "Finite Field Multiplier Using Redundant Representation. ", IEEE Trans. Computers 51(11): 1306-1316 (2002)
  • 5
    • 84968467386 scopus 로고
    • On orders of optimal normal basis generators
    • jul
    • Shuhong Gao and Scott A. Vanstone, "On orders of optimal normal basis generators," Mathematics of Computation vol.64 no.211, (jul.,1995), pp 1227--1233.
    • (1995) Mathematics of Computation , vol.64 , Issue.211 , pp. 1227-1233
    • Gao, S.1    Vanstone, S.A.2
  • 6
    • 33847652052 scopus 로고    scopus 로고
    • Computational Method and Aparatus for Finite Field Arithmetic,
    • US Patent No. 4,587,627 to OMNET Assoc, Sunnyvale CA, Washington, D.C, Patent and Trademark Office, 1986
    • J.L.Messay and J.K.Omura, "Computational Method and Aparatus for Finite Field Arithmetic," US Patent No. 4,587,627 to OMNET Assoc., Sunnyvale CA, Washington, D.C.: Patent and Trademark Office, 1986.
    • Messay, J.L.1    Omura, J.K.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.