|
Volumn 2005, Issue , 2005, Pages 1338-1341
|
High speed word-parallel bit-serial normal basis finite field multiplier and its FPGA implementation
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ARCHITECTURAL ANALYSIS;
FINITE FIELDS;
HIGH SPEED WORD;
COMPUTER SIMULATION;
FREQUENCY MULTIPLYING CIRCUITS;
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
|
EID: 33847658333
PISSN: 10586393
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (5)
|
References (6)
|