A mixed-level co-simulation method for system-level design space exploration

Proceedings of the 2006 IEEE/ACM/IFIP Workshop on Embedded Systems for Real Time Multimedia, ESTIMEDIA 2006

Volumn , Issue , 2006, Pages 27-32

  Thompson, Mark ^a   Pimentel, Andy D ^a   Polstra, Simon ^a   Erbas, Cagkan ^a  

^a UNIVERSITY OF AMSTERDAM   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ABSTRACT SYSTEMS; CO-SIMULATION; DISTRIBUTED CO-SIMULATION; EMBEDDED MULTIMEDIA SYSTEMS (EMS); MULTIPLE LEVELS; PERFORMANCE MODELLING; PRIMARY OBJECTIVE; REAL-TIME MULTIMEDIA; SIMULATION FRAMEWORK; SYSTEM LEVEL SIMULATIONS; SYSTEM-LEVEL DESIGNS;

ABSTRACTING; CALIBRATION; COMPUTER PROGRAMMING LANGUAGES; COMPUTER SIMULATION; COMPUTER SYSTEMS; EMBEDDED SYSTEMS; INTEGRATED CIRCUITS; REAL TIME SYSTEMS; SIMULATORS; SPACE RESEARCH; SPECIFICATIONS; SYSTEMS ENGINEERING;

MULTIMEDIA SYSTEMS;

EID: 34547797520     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ESTMED.2006.321270     Document Type: Conference Paper

References (14)

1. ConvergenSC. CoWare, http://www.coware.com/.
2. Seamless, Mentor Graphics, http://www.mentor.com/.
3. System Studio, Synopsys. http://www.synsopsys.com/.
4. T. Austin, E. Larson, and D. Ernst. Simplescalar: An infrastructure for computer system modeling. Computer, 35(2):59 - 67, Feb. 2002.
5. A. Cassidy, J. Paul, and D. Thomas. Layered, multi-threaded, high-level performance design. In Proc. of the Design, Automation and Test in Europe, March 2003.
6. F. Balarin et al. Metropolis: An integrated electronic system design environment. Computer, 36(4), April 2003.
7. R. M. Fujimoto. Parallel discrete event simulation. Communications of the ACM, 33(10):30-53, Oct. 1990.
8. K. Hines and G. Bordello. Dynamic communication models in embedded system co-simulation. In Proc. of the Design Automation Conference, pages 395-400. June 1997.
9. G. Kahn. The semantics of a simple language for parallel programming. In Proc. of the IFIP Congress 74, 1974.
10. D. Kim. Y. Yi, and S. Ha. Trace-driven hw/sw cosimulation using virtual synchronization technique. In Proc. of the Design Automation Conference, June 2005.
11. L. Benini et al. SystemC cosimulation and emulation of multiprocessor SoC designs. Computer, 36(4):53-59, 2003.
12. P. Gerin et al. Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target architectures. In Proc. of the Int. Conference on Asia South Pacific Design Automation, pages 63-68. 2001.
13. A. Pimentel. C. Erbas, and S. Polstra. A systematic approach to exploring embedded system architectures at multiple abstraction levels. IEEE Trans. on Computers, 55(2), 2006.
14. T. Kogel et al. Virtual architecture mapping: A SystemC based methodology for architectural exploration of system-on-chip designs. In Proc. of the workshop on Systems, Architectures, Modeling and Simulation, pages 138-148, 2003.