Runtime support for multicore packet processing systems

IEEE Network

Volumn 21, Issue 4, 2007, Pages 29-37

  Wolf, Tilman ^a   Weng, Ning ^b   Tai, Chia Hui ^c  

^a University of Massachusetts   (United States)

^b SOUTHERN ILLINOIS UNIVERSITY   (United States)

^c STANFORD UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER OPERATING SYSTEMS; MULTIPROCESSING SYSTEMS; PACKET NETWORKS; REAL TIME SYSTEMS; TELECOMMUNICATION TRAFFIC;

MULTICORE PACKET PROCESSING SYSTEM; NETWORK PROCESSOR RUNTIME SYSTEM;

PACKET SWITCHING;

EID: 34547731929     PISSN: 08908044     EISSN: None     Source Type: Journal    
DOI: 10.1109/MNET.2007.386467     Document Type: Article

References (13)

1. S. D. Goglin et al., "Advanced Software Framework, Tools, and Languages for the IXP Family," Intel Tech. J., vol. 7, no. 4, Nov. 2003, pp. 64-76.
2. N. Shah, W. Plishker, and K. Keutzer, "NP-Click: A Programming Model for the Intel IXP1200," Proc. 2nd Network Processor Wksp. in conjunction with 9th IEEE Int'l. Symp. High Perf. Comp. Architecture Anaheim, CA, Feb. 2003, pp. 100-11.
3. E. Kohler et al., "The Click Modular Router," ACM Trans. Comp. Sys., vol. 18, no. 3, Aug. 2000, pp. 263-97.
4. R. Kokku et al., "A Case for Run-Time Adaptation in Packet Processing Systems," Proc. 2nd Wksp. Hot Topics in Networks, Cambridge, MA, Nov. 2003.
5. S. Chakraborty et al., "Schedulability of Event-Driven Code Blocks in Real-Time Embedded Systems," DAC '02: Proc. 39th Conf. Design Automation, June 2002, pp. 616-21.
6. V. J. Mooney, III and G. De Micheli, "Hardware/Software Co-Design of Run-Time Schedulers for Real-Time Systems," Design Automation for Embedded Sys., vol. 6, no. 1, Sept. 2000, pp. 89-144.
7. R. Ramaswamy, N. Weng, and T. Wolf, "Application Analysis and Resource Mapping for Heterogeneous Network Processor Architectures," Proc. 3rd Wksp. Network Processors and Apps. in conjunction with 10th IEEE Int'l. Symp. High Perf. Comp. Architecture, Madrid, Spain, Feb. 2004, pp. 103-19.
8. W. Plishker et al., "Automated Task Allocation for Network Processors," Proc. Network System Design Conf., Oct. 2004, pp. 235-45.
9. N. Weng and T. Wolf, "Analytic Modeling of Network Processors for Parallel Workload Mapping," to appear, ACM Trans. Embedded Comp. Sys.
10. B. A. Malloy, E. L. Lloyd, and M. L. Souffa, "Scheduling DAG's for Asynchronous Multiprocessor Execution," IEEE Trans. Parallel and Distrib. Sys., vol. 5, no. 5, May 1994, pp. 498-508.
11. R. Motwani and P. Raghavan, Randomized Algorithms, Cambridge Univ. Press, 1995.
12. T. Wolf, N. Weng, and C.-H. Tai, "Design Considerations for Network Processor Operating Systems," Proc. ACM/IEEE Symp. Architectures for Networking and Commun. Sys., Princeton, NJ, Oct. 2005, pp. 71-80.
13. A. Gavrilovska, S. Kumar, and K. Schwan, "The Execution of Event-Action Rules on Programmable Network Processors," Proc. 1st Wksp. Op. Sys. and Architectural Support for the On-Demand IT Infrastructure in conjunction with ASPLOS-XI, Boston, MA, Oct. 2004.