Structure layout optimization for multithreaded programs

International Symposium on Code Generation and Optimization, CGO 2007

Volumn , Issue , 2007, Pages 271-282

  Raman, Easwaran ^a   Hundt, Robert ^b   Mannarswamy, Sandya ^b  

^a Princeton University   (United States)

^b HEWLETT PACKARD COMPANY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

MULTIPROCESSOR MACHINES; STRUCTURE LAYOUT TRANSFORMATIONS;

DATA REDUCTION; HEURISTIC PROGRAMMING; OPTIMIZATION;

COMPUTER SYSTEMS PROGRAMMING;

EID: 34547676392     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CGO.2007.36     Document Type: Conference Paper

References (19)

1. W. J. Bolosky and M. L. Scott. False sharing and its effect on shared memory performance. In Proceedings of the USENIX SEDMS IV Conference, 1993.
2. B. Calder, C. Krintz, S. John, and T. Austin. Cache-conscious data placement. In ASPLOS-VIII: Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, pages 139-149, New York, NY, USA, 1998. ACM Press.
3. T. M. Chilimbi, B. Davidson, and J. R. Larus. Cacheconscious structure definition. In PLDI '99: Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, pages 13-24, New York, NY, USA, 1999. ACM Press.
4. T. M. Chilimbi, M. D. Hill, and J. R. Larus. Cache-conscious structure layout. In PLDI '99: Proceedings of the ACM SIGPLAN 1999 conference on Programming language design and implementation, pages 1-12, New York, NY, USA, 1999. ACM Press.
5. T. M. Chilimbi and R. Shaham. Cache-conscious coallocation of hot data streams. SIGPLAN Not., 41(6):252-262, 2006.
6. M. Dubois, J. Skeppstedt, L. Ricciulli, K. Ramamurthy, and P. Stenstroemm. The detection and elimination of useless misses in multiprocessors. In WCA '93: Proceedings of the 20th annual international symposium on Computer architecture, pages 88-97, New York, NY, USA, 1993. ACM Press.
7. R. Hundt. HP Caliper: A framework for performance analysis tools. IEEE Concurrency, 8(4):64-71, 2000.
8. R. Hundt, S. Mannarswamy, and D. Cnakrabarti. Practical structure layout optimization and advice. In CGO '06: Proceedings of the International Symposium on Code Generation and Optimization, pages 233-244, Washington, DC, USA, 2006. IEEE Computer Society.
9. T. E. Jeremiassen and S. J. Eggers. Reducing false sharing on shared memory multiprocessors through compile time data transformations. In PPOPP '95: Proceedings of the fifth ACM SIGPLAN symposium on Principles and practice of parallel programming, pages 179-188, New York, NY, USA, 1995. ACM Press.
10. M. Kadiyala and L. Bhuyan. A dynamic cache sub-block design to reduce false sharing, iced, 00:313, 1995.
11. T. Kistler and M. Franz. Automated data-member layout of heap objects to improve memory-hierarchy performance. ACMTrans. Program. Lang. Syst., 22(3):490-505, 2000.
12. N. McIntosh, S. Mannarswamy, and R. Hundt. Whole program optimization of global variable layout. In PACT '06: Proceedings of the 15th International Conference on Parallel Architectures and Compilation Techniques, Seattle, WA, USA, 2006. IEEE Computer Society.
13. S. Moon, X. D. Li, R. Hundt, D. R. Chakrabarti, L. A. Lozano, U. Srinivasan, and S.-M. Liu. Syzygy - a framework for scalable cross-module IPO. In CGO '04: Proceedings of the international symposium on Code generation and optimization, page 65, Washington, DC, USA, 2004. IEEE Computer Society.
14. S. Rubin, R. Bodik, and T. Chilimbi. An efficient profile-analysis framework for data-layout optimizations. In POPL '02: Proceedings of the 29th ACM SIGPLAN-SIGACT symposium on Principles of programming languages, pages 140-153, New York, NY, USA, 2002. ACM Press.
15. P. Stenstrom. A survey of cache coherence schemes for multiprocessors. Computer, 23(6):12-24, 1990.
16. S. A. M. Talbot, A. J. Bennett, and P. H. J. Kelly. Cautious, machine-independent performance tuning for shared-memory multiprocessors. In Euro-Par '96: Proceedings of the Second International Euro-Par Conference on Parallel Processing, pages 106-113, London, UK, 1996. Springer-Verlag.
17. J. Torrellas, H. S. Lam, and J. L. Hennessy. False sharing and spatial locality in multiprocessor caches. IEEE Trans. Comput., 43(6):651-663, 1994.
18. D. N. Truong, F. Bodin, and A. Seznec. Improving cache behavior of dynamically allocated data structures. In PACT '98: Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, page 322, Washington, DC, USA, 1998. IEEE Computer Society.
19. Y. Zhong, M. Orlovich, X. Shen, and C. Ding. Array regrouping and structure splitting using whole-program reference affinity. In PLDI '04: Proceedings of the ACM SIGPLAN 2004 conference on Programming language design and implementation, pages 255-266, New York, NY, USA, 2004. ACM Press.