Approaches to low-power implementations of DSP systems

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 48, Issue 10, 2001, Pages 1214-1224

  Parhi, Keshab K ^a,b  

^a IEEE   (United States)

^b University of Minnesota   (United States)

Author keywords

Commutators; Digit serial; Dual supply voltage; FFT architecture; FIR filters; Folding; Hardware software code sign; Low power; Reed Solomon coders; Retiming; Switching activity; Unfolding; Voltage scheduling

Indexed keywords

DIGITAL SUBSCRIBER LINE (DSL) SYSTEMS;

DIGITAL SIGNAL PROCESSING; EQUALIZERS; FAST FOURIER TRANSFORMS; FIR FILTERS; MULTIPLEXING; MULTIPLYING CIRCUITS; SWITCHING; VLSI CIRCUITS;

TELEPHONE LINES;

EID: 0035481298     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.956016     Document Type: Article

References (43)

1. The VLSI implementation of a Reed-Solomon encoder using Berlekamp's bit-serial multiplier algorithm
2. A systolic Reed-Solomon encoder
3. Architecture for a low complexity rate-adaptive Reed-Solomon encoder
4. Efficient standard basis Reed-Solomon encoder
5. Architecture for VLSI design of Reed-Solomon decoders
6. VLSI design of a pipeline Reed-Solomon decoder
7. On the VLSI design of a pipeline Reed-Solomon decoder using systolic arrays
8. An area-efficient VLSI architectures for decoding of Reed-Solomon codes
9. Design of reed-solomon (16,12) codec for north american advanced train control system
10. A Radix-4 delay commutator for fast Fourier transform processor implementation
11. A fast single-chip implementation of 8192 complex point FFT
12. Efficient FFT implementation using digitserial arithmetic
13. Synthesis of control circuits in folded pipelined DSP architectures
14. Synthesis of folded pipelined architectures for multirate DSP algorithms
15. Synthesis of folded multi-dimensional DSP systems
16. An efficient microcode compiler for application specific DSP processors
17. Minimizing power consumption in digital CMOS circuits
18. Low power architectural synthesis and the impact of exploiting locality
19. Hardware/software codesign of finite field datapath for low-energy Reed-Solomon codecs
20. HEAT: Hierarchical energy analysis tool
21. Low-power CMOS digital design
22. Parallelism in fast Fourier transform hardware
23. A 64-point Fourier transform chip for video motion compensation using phase correlation
24. Design and implementation of a 1024-point pipeline FFT processor
25. A pipelined FFT processor for word-sequential data
26. Synthesis of low power folded programmable coefficient FIR digital filters
27. Static rate-optimal scheduling of iterative data flow programs via optimum unfolding
28. A novel methodology for power consumption reduction in a class of DSP algorithms
29. Optimizing synchronous systems
30. 1-V power supply high-speed digital circuits technology with multithreshold-voltage CMOS
31. Low power CMOS digital design
32. A high-speed low-power 0.3 mm CMOS gate array with variable threshold voltage (VT) scheme
33. Clustered voltage scaling technique for low-power design
34. Low power design method Using multiple supply voltages
35. Synthesis of low power CMOS VLSI circuits using dual supply voltages