An energy scalable computational array for sensor signal processing

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2006, Pages 317-320

  Guo, Liping ^a   Scott, Mackenzie ^a   Amirtharajah, Rajeevan ^a  

^a Davis   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTATIONAL ARRAY; DISTRIBUTED ARITHMETIC;

CIRCUIT SIMULATION; DIGITAL ARITHMETIC; DIGITAL SIGNAL PROCESSING; INTEGRATED CIRCUIT LAYOUT; TELECOMMUNICATION LINKS;

WIRELESS SENSOR NETWORKS;

EID: 34547506802     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2006.320900     Document Type: Conference Paper

References (12)

1. A. Sinha, A. Wang, and A. P. Chandrakasan, "Energy scalable system design," IEEE Transactions on VLSI Systems, vol. 10, no. 2, pp. 135-45, April 2002.
2. R. Amirtharajah, Jamie Collier, Jeff Siebert, and Bicky Zhou, "Dsps for energy harvesting Sensors," IEEE. Pervasive Computing, pp. 72-29, July-September 2005.
3. N. H. E. West and D. Harris, CMOS VLSI Design - A Circuits and Systems Persective, 3rd ed. Reading, Massachusetts: Addison-Wesley Publishing Company, 2004.
4. K. Roy, S. Mukhopadhyay, and H. Mahmood-Meimand, "Leakage current mechanisms and leakage reduction techniques in deepsubmicrometer cmos circuits," Proc. of the IEEE, vol. 91, no. 2, pp. 305-27, Feburary 2003.
5. Bicky Bici Zhou, "Memory design for energy scalable reconfigurable logic," October 2004, MS Thesis, ECE Dept., UC Davis.
6. S. A. White, "Applications of distributed arithmetic to digital signal processing: A tutorial review," IEEE ASSP Magazine, pp. 4-19, July 1989.
7. R. Amirtharajah and A. P. Chandrakasan, "A micropower programmable dsp using approximate signal processing based on distributed arithmetic," IEEE J. Solid State Circuits, vol. 39, no, 2, pp. 337-347, 2004.
8. J. T. Ludwig, S. H. nawab, and A. P. Chandrakasan, "Low-power digital filtering: using approximate, processing," IEEE J, Solid State Circuits, vol. 31, no. 3, pp. 395-9, March 1996.
9. Zulfiqar Ali Ansari, "Energy scalable distributed arithmetic on a field programmable gate array and a Standard-Cell core," June 2005, MS Thesis, ECE Dept., UC Davis.
10. V. George, H. Zhang, and J. Rabaey, "The design of a low energy fpga," in International Symposium on Low-Power Design (ISLPED), 1999, vol. ACM Press, pp., 188-93.
11. V. Betz and J. Rose, "Vpr: A new packing, placement and routing toll for fpga research," in Proceedings of FPL'97, 1997, pp. 213-22.
12. G. Lemieux and D. Lewis, Design of Inerconnection Networks for Programmable Logic, Kluwer Academic Publisher, 2004.