Locking range analysis for injection-locked frequency dividers

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2006, Pages 4070-4073

  Ye, Zhipeng ^a   Xu, Tao ^a   Kennedy, Michael Peter ^a  

^a UNIVERSITY COLLEGE CORK   (Ireland)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL CIRCUITS; LOGIC DESIGN; OSCILLATORS (ELECTRONIC);

DIGITAL DIVIDERS; INJECTION LOCKING FREQUENCY DIVIDERS (ILFD); LOCKING RANGE;

FREQUENCY DIVIDING CIRCUITS;

EID: 34547366624     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. J. Craninckx and M. Steyaert, "A 1.75 GHz/3 V dual-modulus divide-by-128/129 prescaler in 0.7 μm CMOS", in Proc. ESSCIRC, Sept. 1995, pp. 254-257.
2. J. Lee and B. Razavi, "A 40 GHz frequency divider in 0.18 μm CMOS technology", in Symp. VLSI Circuits Dig. Tech. Papers, June 2003, pp. 259-262.
3. K. Yamamoto and M. Fujishima, "55GHz CMOS frequency divider with 3.2GHz locking range", ESSCIRC, pp. 135-138, Sept. 2004.
4. S. Verma, H.R. Rategh, and T.H. Lee, "A unified model for injection-locked frequency dividers", IEEE J. Solid-State Circuits, vol. 38, June 2003, pp. 1015-1027.
5. S.M. Wu and W.L. Chen, "A 5.8-GHz CMOS VCO with injection-locked frequency divider for IEEE 802.11a application", in Proc. ECCTD, Cracow, Poland, Sept. 2003.
6. D. O'Neil, D. Bourke, Z. Ye and M.P. Kennedy, "Accurate modeling and experimental validation of an injection-locked frequency divider", in Proc. ECCTD, vol.3,: pp.409-412, Sept. 2005.
7. D. O'Neil, D. Bourke and M.P. Kennedy, "The Devil's staircase as a method Of comparing injection-locked frequency divider topologies", in proc. ECCTD, vol.3, pp.317-320, Sept. 2005.
8. H.P. Moyer and A.S. Daryoush, "A unified analytical model and experimental validations of injection-locking processes", IEEE Transactions on Microwave Theory and Techniques, vol. 38, no. 4, pp. 493-499, April 2000.