|
Volumn , Issue , 2006, Pages 4819-4822
|
An efficient regular matrix inversion circuit architecture for MIMO processing
|
Author keywords
[No Author keywords available]
|
Indexed keywords
ALGORITHMS;
COMMUNICATION CHANNELS (INFORMATION THEORY);
FIELD PROGRAMMABLE GATE ARRAYS (FPGA);
ITERATIVE METHODS;
MEAN SQUARE ERROR;
CLOCK FREQUENCY;
MATRIX INVERSION CIRCUITS;
MINIMUM MEAN-SQUARE ERROR PROCESSING;
ELECTRIC NETWORK ANALYSIS;
|
EID: 34547365814
PISSN: 02714310
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (27)
|
References (11)
|