SOPC-based parallel genetic algorithm

2006 IEEE Congress on Evolutionary Computation, CEC 2006

Volumn , Issue , 2006, Pages 2800-2806

  Salmani Jelodar, M ^a   Kamal, M ^a   Fakhraie, S M ^a   Ahmadabadi, M Nili ^b  

^a UNIVERSITY OF TEHRAN   (Iran)

^b SHARIF UNIVERSITY OF TECHNOLOGY   (Iran)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; COMPUTER SOFTWARE; INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; OPTIMIZATION;

HARDWARE IMPLEMENTATION; REAL-TIME APPLICATIONS; SYSTEM-ON-A-PROGRAMMABLE-CHIP;

GENETIC ALGORITHMS;

EID: 34547363718     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (29)

1. L. J. Fogel, A. J. Owens, and M. J. Walsh, Artificial Intelligence Through Simulated Evolution. New York: Wiley, 1996.
2. A. E. Eiben, J. D. Smith, Introduction to Evolutionary Computing. Springer, 2003.
3. D. Patrick, P. Green and T. York: "A distributed genetic algorithm environment for UNIX workstation clusters," Proc. IEELEEE Genetic Algorithms in Engineering Systems: Innovations and Applications, pp. 69-74, 1997.
4. M. Sano, T. Inoue and Y. Takahashi: "A design of the SIMD GA machine with FPGA," IPSJ SIG Notes, 97-ARC-25-6, In Japanese, 1997.
5. E. Cantú-Paz, "A survey of parallel genetic algorithms," Calculateurs Parallèles, Réseaux et Systèmes Répartis, vol. 10, no. 2, pp. 141-171, 1998.
6. T. Kajitai et al., "A gate level EHW chip: implementing GA operations and reconfigurable hardware on a single LSI," Intl. Conf. Evolvable Hardware, pp. 1-12, 1998.
7. N. Yoshida and T. Yasuoka, "Multi-gap: parallel and distributed genetic algorithms in VLSI," Intl. Conf. Systems, Man, Cybernetics, vol. 5, pp. 571-576, Tokyo, Japan, Oct. 1999.
8. I. M. Bland, and G. M. Megson, "The systolic array genetic algorithm, an example of systolic arrays as a reconfigurable design methodology," IEEE Symp. on FPGAs for Custom Computing Machines, pp. 260-261, 1998.
9. P. Graham, and B. Nelson,"A hardware genetic algorithm for the traveling salesman problem on SPLASH 2," 5th Intl. Workshop on Field Programmable Logic and Applications, pp. 352-361, 1995.
10. S. Scott, and A. Seth, "HGA: A Hardware-Based Genetic Algorithm," in Proc. of the ACM/SIGDA Third Int. Symp. on Field-Programmable Gate Arrays, pp. 53-59, 1995.
11. B. Shackleford, E. Okushi, M. Yasuda, H. Koizumi, K. Seo, T. Iwamoto, and H. Yasuura, "An FPGA-based genetic algorithm machine," in Proc. of the ACWSIGDA Int. Symp. on Field-Programmable Gate Arrays, pp. 218. 2000.
12. N. Sitkoff, M. Wazlowski, A. Smith, and H. Silverman, "Implementing a genetic algorithm on a parallel custom computing machine," IEEE Symp. on FPGAs for Custom Computing Machines, pp. 180-187, 1995.
13. Y. H. Choi and D.J. Chung "VLSI procsesor of parallel genetic algorithm," IEEE Asia Pacific Conf. on ASICs, AP-ASIC 2000, pp. 143-146, 2000.
14. M. Salami, "Multiple genetic algorithm processor for hardware optimization" Proc. First Intl. Conf., ICES96 Evolvable System: From Biology to Hardware, pp 249-259, October 1996.
15. M. Tommiska, J. Vuori, "Implementation of genetic algorithms with programmable logic devices", Proc. 2nd Nordic Workshop on Genetic Algorithms and their Applications, pp. 71-78, August 1996.
16. J. C. Gallagher, S. Vigraham, and G. Kramer, "A family of compact genetic algorithms for intrinsic evolvable hardware," IEEE Trans. on Evolutionary Computation, vol. 8, no. 2, pp. 111-126, April 2004.
17. J. R. Koza, F. H. Bennett, J. L. Hutchings, S. L. Bade, M. A. Keane, and D. Andre, "Evolving sorting networks using genetic programming and the rapidly reconfigurable Xilinx 6216 field-programmable gate array," Proc. of the 31st Asilomar Conference on Signals, Systems, and Computer,. IEEE Press, 1997.
18. N.Yoshida, T. Moriki and T.Yasuoka, "GAP: genetic VLSI processor for genetic algorithm," Second Intl. Symp. on Soft Computing, pp. 341-345, 1997.
19. J. J. Kim, and D. J. Chung, "Implementation of genetic algorithm based on hardware optimization," in TENCON 99. Proc. of the IEEE Region 10 Conf., vol.2, pp. 1490-1493, 1999.
20. G. Tufte P. C. Haddow, "Prototyping a GA pipeline for complete hardware evolution," The First NASA/DoD Workshop on Evolvable Hardware, pp.18-25, 1999.
21. P. Martin, "A hardware implementation of a genetic programming system using FPGAs and Handel-C," Intl. Conf. on Genetic Programming and Evolvable Machines, vol. 2, pp. 317-343, 2001.
22. T. Higuchi, M. Murakawa, M. Iwata, 1. Kajitani, W. Liu, and M. Salami, "Evolvable hardware at function level," IEEE Conf. on Evolutionary Computation (ICEC'97), pp. 187-192, IEEE Press, Piscataway, NJ, USA, 1997.
23. T. Mitchell, Machine Learning. New York: McGraw-Hill, 1997.
24. B. Shackleford, E. Okushi et al., "A high-performance hardware implementation of a survival-based genetic algorithm", ICONIP97, pp. 686-69, Nov. 1997
25. S. Wakabayashi et al., "GAA: a VLSI genetic algorithm accelerator with on-the-fly adaptation of crossover operators", IEEE Intl. Symp. on Circuits and Systems (ISCAS 98), vol. 2, pp. 268-271, 1998.
26. Y. Yamaguchi, A. Miyashita, T. Marutama, and T. Hoshino, "A co-processor system with a Virtex FPGA for evolutionary computation," In Reiner W. Hartenstein & Herbert Grunbacher, (Eds.), 10th Intl. Conf. on Field Programmable Logic and Applications (FPL2000), vol. 1896 of Lecture notes in Computer Science, pp 240-249. Springer-Verlag, August 2000.
27. Graham P., Nelson B, "Genetic algorithm in software and in hardware", IEEE Workshop on FPGAs for Custom Computing Machines, IEEE Computer Society, pp. 216-225, Napa, CA., April 1996.
28. S. D. Scott, S. Sharad, and S. Ashok, "A hardware engine for genetic algorithms," Technical Report UNLCSE-97-001, University of Nebraska-Lincon, June 1997.
29. S. Perkins, P. Reid, and N. Harvey. "Everything on the chip: a hardware-based self-contained spatially-structured genetic algorithm for signal processing," 3rd Intl. Conf. on Evolvable Systems (ICES 2000), Lecture Notes in Computer Science, pp 165-174. Springer, 2000.