Everything on the chip: A hardware-based self-contained spatially-structured genetic algorithm for signal processing

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1801, Issue , 2000, Pages 165-174

  Perkins, Simon ^a   Porter, Reid ^a   Harvey, Neal ^a  

^a LOS ALAMOS NATIONAL LABORATORY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DIGITAL FILTERS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); GENETIC ALGORITHMS; SIGNAL RECONSTRUCTION; STRUCTURED PROGRAMMING;

FITNESS EVALUATIONS; FPGA-BASED IMPLEMENTATION; OFF-CHIP COMMUNICATION; OPTIMIZATION TOOLS; RECONSTRUCTION PROBLEMS; SERIAL PROCESSING; SPATIALLY-STRUCTURED EVOLUTIONARY ALGORITHMS; STRUCTURED GENETIC ALGORITHMS;

PIPELINE PROCESSING SYSTEMS;

EID: 84937389502     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/3-540-46406-9_17     Document Type: Conference Paper

References (8)

1. Chen, K. (1989). Bit-serial realizations ol a class of nonlinear filters based on positive boolean functions. IEEE Transactions on Circuits and Systems, 36(6).
2. Chu, C. (1990). The application of an adaptive plan to the configuration of nonlinear image processing algorithms. In SPIE Proceedings - Nonlinear Image Processing, volume 1247, pages 248-257.
3. Higuchi, T., Iwata, M., and Liu, W., editors (1996). Evolvable Systems: From Biology to Hardware: Proc. ICES '96, volume 1259 of Lecture Notes in Computer Science. Springer.
4. Manderick, B. and Spiessens, P. (1989). Fine-grained parallel genetic algorithms. In Schaffer, J., editor, Proc. 3rd Int. Conf on Genetic Algorithms. Morgan Kaufmann.
5. Sipper, M. (1997). Evolution of Parallel Cellular Machines, volume 1194 of Lecture Notes in Computer Science. Springer-Verlag.
6. Sipper, M., Mange, D., and Perez-Uribe, A., editors (1998). Evolvable Systems: From Biology to Hardware: Proc. ICES '98, volume 1478 of Lecture Notes in Computer Science. Springer.
7. Woolfries, N., Lysaght, P., Marshall, P., McGregor, S., and Robinson, G. (1998). Fast adaptive image processing in fpgas using stack filters. In Hartenstein, R. W. and Keevallik, A., editors, Field Programmable Logic and Applications: From FPGAs to Computing Paradigm: 8th Int. Workshop.
8. Xilinx, I. (1999). Virtex 2.5v field programmable gate arrays. Advance Product Speciication. Version 1.3.