An integer linear programming based routing algorithm for flip-chip design

Proceedings - Design Automation Conference

Volumn , Issue , 2007, Pages 606-611

  Fang, Jia Wei ^a   Hsu, Chin Hsiung ^a   Chang, Yao Wen ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Detailed routing; Global routing; Physical design

Indexed keywords

INTEGER PROGRAMMING; INTEGRATED CIRCUIT LAYOUT; LINEAR PROGRAMMING; PROBLEM SOLVING; ROUTING ALGORITHMS; VLSI CIRCUITS;

DETAILED ROUTING; GLOBAL ROUTING; PHYSICAL DESIGN;

FLIP CHIP DEVICES;

EID: 34547354319     PISSN: 0738100X     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DAC.2007.375235     Document Type: Conference Paper

References (7)

1. G. Chiang, Q. Su, and C.-S. Chiang, "Wirelength reduction by using diagonal wire," Proc. of GLSVLSI, pp. 104-107, 2003.
2. J.-W. Fang, I.-J. Lin, P.-H. Yuh, Y.-W. Chang, and J.-H. Wang, "A routing algorithm for flip-chip design," Proc. of ICCAD, pp. 783-768, 2005.
3. M. R. Garey and D. S. Johnson, A Guide to the Theory of NP-Completeness, Freeman, 1979.
4. http://lpsolve.sourceforge.net/5.5/.
5. Y. Kubo and A. Takahashi, "A global routing method for 2-layer ball grid array packages," Proc. of ISPD, pp. 36-43, 2006.
6. Y. Tomioka and A. Takahashi, "Monotonic parallel and orthogonal routing for single-layer ball grid array packages," Proc. of ASP-DAC, pp. 642-647, 2006.
7. UMC, "0.13μm. flip-chip layout guideline," p. 6, 2004.