Two new space-time triple modular redundancy techniques for improving fault tolerance of computer systems

Proceedings - Sixth IEEE International Conference on Computer and Information Technology, CIT 2006

Volumn , Issue , 2006, Pages 175-

  Chen, Wei ^a   Gong, Rui ^a   Dai, Kui ^a   Liu, Fang ^a   Wang, Zhiying ^a  

^a NATIONAL UNIVERSITY OF DEFENSE TECHNOLOGY   (China)

Author keywords

[No Author keywords available]

Indexed keywords

COMBINATORIAL CIRCUITS; FAULT TOLERANCE; INFORMATION TECHNOLOGY; SEQUENTIAL CIRCUITS; THROUGHPUT;

REDUNDANCY TECHNIQUES; STATE-MACHINE CIRCUIT; TRANSIENT FAULTS; TRIPLE MODULAR REDUNDANCY (TMR);

COMPUTER SYSTEMS;

EID: 34547281023     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CIT.2006.189     Document Type: Conference Paper

References (11)

1. Johnston, A. "Scaling and Technology Issues for Soft Error Rates", 4th Annual Research Conference on Reliability, Stanford University (2000).
2. Siewiorek, D.P., Swarz, R.S., Reliable Computer Systems: Design and Evaluation, Digital Press (1992).
3. Gaisler, J., "Evaluation of a 32-bit microprocessor with built in concurrent error-detection", Twenty-Seventh Annual International Symposium on Fault-Tolerant Computing , 1997, pp.42-46.
4. Liden, P., Dahlgren, P., Johansson, R., Karlsson, J., "Latching Probability of Particle Induced Transients in Combinational Networks", Proceedings of the 24th Symposium on Fault-Tolerant Computing, 1994, pp. 340-349.
5. Shivakumar, P., Kistler, M., Keckler, S.W., Burger, D., Alvisi, L., "Modeling the effect of technology trends on the soft error rate of combinational logic", Proceedings International Conference on Dependable Systems and Networks, 2002, pp. 389-98.
6. Carmichael, C.: Triple Module Redundancy Design Techniques for the Virtex TM Series. XILINX Application Note xapp 197 (2001)
7. Hentschke, R., Marques, F., Lima, F., Carro, L., Susin, A., Reis, R., "Analyzing area and performance penalty of protecting different digital modules with Hamming code and triple modular redundancy", Integrated Circuits and Systems Design, 15th Symposium , 2002, pp. 95-100.
8. Chen Wei, Dai Kui, Liu Fang, "Research on the Key Techniques of Reliable Microprocessor Designs", Journal of Huazhong University of Science and Technology. Natural Science Edition. v33, 2005, pp. 111-113.
9. Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic, Digital Integrated Circuits: A Design Perspective. Second Edition, Prentice Hall, 2003, pp. 332-334.
10. KAZAM 7.0 Documentation. SYNOPSYS company, 2004.
11. XILINX, INC. Virtex™ 2.5 V Field Programmable Gate Arrays, Xilinx Datasheet DS003, v2.4, 2000.