|
Volumn 33, Issue SUPPL., 2005, Pages 111-113
|
Research on the key techniques of reliable microprocessor designs
|
Author keywords
Control flow check; Error detection and correction code; Fault tolerance; Single event upset; Triple module redundancy
|
Indexed keywords
CODES (SYMBOLS);
COSTS;
ERROR DETECTION;
FAILURE ANALYSIS;
FIELD PROGRAMMABLE GATE ARRAYS;
FLOW CONTROL;
PERFORMANCE;
REDUNDANCY;
RELIABILITY;
STRUCTURAL DESIGN;
CONTROL FLOW CHECK;
FAULT TOLERANCE;
SINGLE EVENT UPSET;
TRIPLE MODULE REDUNDANCY;
MICROPROCESSOR CHIPS;
|
EID: 33644637028
PISSN: 16714512
EISSN: None
Source Type: Journal
DOI: None Document Type: Article |
Times cited : (1)
|
References (2)
|