Hardware based frequency/voltage control of voltage frequency island systems

CODES+ISSS 2006: Proceedings of the 4th International Conference on Hardware Software Codesign and System Synthesis

Volumn , Issue , 2006, Pages 34-39

  Choudhary, Puru ^a   Marculescu, Diana ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

Dynamic frequency and voltage scaling; Globally asynchronous locally synchronous; Mixed clock fifos; Throughput; Voltage frequency islands

Indexed keywords

GRAIN POWER MANAGEMENT; SYNCHRONOUS ISLANDS; VOLTAGE SELECTION; VOLTAGE-FREQUENCY ISLANDS;

CONSTRAINT THEORY; ELECTRIC POWER UTILIZATION; ENERGY CONSERVATION; NATURAL FREQUENCIES; PRODUCT DESIGN;

VOLTAGE CONTROL;

EID: 34547194769     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1176254.1176265     Document Type: Conference Paper

References (16)

1. Embedded systems synthesis benchmarks suite (e3s). http://www.ece. northwestern.edu/~dickrp/e3s/.
2. Ibm blue logic cu-08 voltage islands. http://www.ibm.com/chips/ products/asics/products/v.island.html.
3. International technology roadmap for semiconductors. http://public. itrs.net.
4. A. Agiwal and M. Singh. An architecture and wrapper synthesis for multi-clock latency-insensitive systems. Prac. of IEEE/ACM Intl. Conf. on Computer-Aided Design (ICCAD), page 1006, November 2005.
5. J. Butts and G. Sohi. A static power model for architects. Proc. of International Symposium on Microarchitecture, December 2000.
6. T. Chelcea and S. Nowick. A low latency fifo for mixed-clock systems. Proc. of IEEE Computer Society Workshop on VLSI, April 2000.
7. A. Dasdan. Rate analysis of embedded systems. Ph.D. thesis, University of Illinois at Urbana Champagne, 1998.
8. C. Hu. Devices and Technology Impact on Low Power Electronics, Low Power Design Methodolgies. Kluwer Academic Publishers, 1996.
9. A. Iyer and D. Marculescu. Power efficiency of multiple clock, multiple voltage cores. Proc. of IEEE/ACM Intl. Conference on Computer-Aided Design (ICCAD) San Jose, CA, Nov. 2002.
10. J. Muttersbach, T. Villiger, and W. Fichtner. Practical design of globally asynchronous locally synchronous systems. Proc. Intl Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC), April 2000.
11. L. Nielson, C. Niessen, J. Sparso, , and K. Berkel. Low-power operation using self timed circuits and adaptive scaling of the supply voltage. IEEE Transactions on Very large Scale Integration (VLSI) Systems, page 391397, Dec. 1994.
12. K. Niyogi and D. Marculescu. Speed and voltage selection for gals systems based on voltage/frequency islands. Proc. ACM/IEEE Asian-South Pacific Design Automation Conference (ASPDAC), January 2005.
13. R. Rao, S. Vrudhula, and N. Chang. Battery optimization vs. energy optimization: Which to choose and when. Proc. of IEEE/ACM Intl. Conf. on Computer-Aided Design (ICCAD), page 439, November 2005.
14. G. Semeraro, G. Magklis, R. Balasubramonian, D. Albonesi, and M. L. Scott. Energy-efficient processor design using multiple clock domains with dynamic voltage and frequency scaling. Proc. of the International Symposium on High Performance Computer Architecture (HPCA), Feb. 2002.
15. E. Talpes and D. Marculescu. A critical analysis of application-adaptive multiple clock processors. Proc. ACM/IEEE Intl. Symposium on Low Power Electronics and Design (ISLPED), Seoul, Korea, August 2003.
16. Q. Wu, P. Juang, M. Martonosi, and D. W. Clark. Formal online methods for voltage/frequency control in multiple clock domain microprocessors. Proc. of International Conference on Architectural Support for Programming Languages and Operating Systems, 2004.