Log-based architectures for general-purpose monitoring of deployed code

ASID'06: 1st Workshop on Architectural and System Support for Improving Software Dependability

Volumn , Issue , 2006, Pages 63-65

  Chen, Shimin ^a   Falsafi, Babak ^b   Gibbons, Phillip B ^a   Kozuch, Michael ^a   Mowry, Todd C ^a,b   Teodorescu, Radu ^a,c   Ailamaki, Anastassia ^b   Fix, Limor ^a   Ganger, Gregory R ^b   Lin, Bin ^a,d   Schlosser, Steven W ^a  

^a INTEL CORPORATION   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

^c UIUC   (United States)

^d Northwestern ^*  (United States)

Author keywords

Chip multiprocessors; General purpose task monitoring; Log based architectures

Indexed keywords

EID: 34547192631     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1181309.1181319     Document Type: Conference Paper

References (10)

1. M. Burtscher. VPC3: A fast and effective trace-compression algorithm. In SIGMETRICS/PERFORMANCE, 2004.
2. S. Chen, B. Falsafi, P. B. Gibbons, M. Kozuch, T. C. Mowry, R. Teodorescu, A. Ailamaki, L. Fix, G. R. Ganger, and S. W. Schlosser. Logs and lifeguards: Accelerating dynamic program monitoring. Technical Report IRP-TR-06-05, Intel Research Pittsburgh, May 2006.
3. S. Narayanasamy, G. Pokam, and B. Calder. BugNet: Continuously recording program execution for deterministic replay debugging. In ISCA, 2005.
4. N. Nethercote. Dynamic Binary Analysis and Instrumentation. PhD thesis, University of Cambridge, Nov. 2004. http://valgrind.org.
5. J. Newsome and D. Song. Dynamic taint analysis for automatic detection, analysis, and signature generation of exploits on commodity software. In NDSS, 2005.
6. S. Savage, M. Burrows, G. Nelson, P. Sobalvarro, and T. Anderson. Eraser: A dynamic race detector for multi-threaded programs. ACM TOCS, 15(4), 1997.
7. R. Shetty, M. Kharbutli, Y. Solihin, and M. Prvulovic. Heapmon: A helper-thread approach to programmable, automatic, and low-overhead memory bug detection. IBM Journal on Research and Development, 50(2/3), 2006.
8. W. Shi, H.-H. S. Lee, L. Falk, and M. Ghosh. An integrated framework for dependable and revivable architectures using multicore processors. In ISCA, 2006.
9. M. Xu, R. Bodik, and M. D. Hill. A 'Flight Data Recorder' for enabling full-system multiprocessor deterministic replay. In ISCA, 2003.
10. Y. Zhou, P. Zhou, F. Qin, W. Liu, and J. Torrellas. Efficient and flexible architectural support for dynamic monitoring. ACM TACO, 2(1), 2005.