Efficient and Flexible Architectural Support for Dynamic Monitoring

ACM Transactions on Architecture and Code Optimization

Volumn 2, Issue 1, 2005, Pages 3-33

  Zhou, Yuanyuan ^a   Zhou, Pin ^a   Qin, Feng ^a   Liu, Wei ^a   Torrellas, Josep ^a  

^a University of Illinois at Urbana Champaign   (United States)

Author keywords

Design; Reliability

Indexed keywords

EID: 34547197629     PISSN: 15443566     EISSN: 15443973     Source Type: Journal    
DOI: 10.1145/1061267.1061269     Document Type: Article

References (48)

1. Austin, T. M., Breach, S. E., and Sohi, G. S. 1994. Efficient detection of all pointer and array access errors. In Proceedings of the ACM SIGPLAN1994 Conference on Programming Language Design and Implementation (PLDI). 290-301.
2. Buck, B. and Hollingsworth, J. K. 2000. An API for runtime code patching. The International Journal of High Performance Computing Applications 14, 4 (Winter), 317-329.
3. Choi, J.-D., Lee, K., Loginov, A., O'Callahan, R., Sarkar, V., and Sridharan, M. 2002. Efficient and precise datarace detection for multithreaded object-oriented programs. In Proceedings of the ACM SIGPLAN2002 Conference on Programming Language Design and Implementation (PLDI). 258-269.
4. Cintra, M., Martinez, J., and Torrellas, J. 2000. Architectural support for scalable speculative parallelization in shared-memory systems. In Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA). 13-24.
5. Condit, J., Harren, M., McPeak, S., Necula, G. C., and Weimer, W. 2003. CCured in the real world. In Proceedings of the ACM SIGPLAN 2003 Conference on Programming Language Design and Implementation (PLDI). 232-244.
6. Cowan, C. et al. 1998. StackGuard: Automatic adaptive detection and prevention of bufferoverflow attacks. In Proceedings of the 7th USENIX Security Symposium. 63-78.
7. Dean, J., Hicks, J. E., Waldspurger, C. A., Weihl, W. E., and Chrysos, G. Z. 1997. ProfileMe: Hardware support for instruction-level profiling on out-of-order processors. In Proceedings of the 30th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). 292-302.
8. Engler, D. and Ashcraft, K. 2003. RacerX: Effective, static detection of race conditions and deadlocks. In Proceedings of the 19th ACM Symposium on Operating Systems Principles. 237-252.
9. Ernst, M. D., Czeisler, A., Griswold, W. G., and Notkin, D. 2000. Quickly detecting relevant program invariants. In Proceedings of the 22nd International Conference on Software Engineering (ICSE). 449-458.
10. Fabry, R. S. 1974. Capability-based addressing. Commun. ACM 17, 7 (July), 403-412.
11. Frantzen, M. and Shuey, M. 2001. StackGhost: Hardware facilitated stack protection. In Proceedings of the 10th USENIX Security Symposium. 55-66.
12. Hallem, S., Chelf, B., Xie, Y., and Engler, D. 2002. A system and language for building system-specific, static analyses. In Proceedings of the ACM SIGPLAN2002 Conference on Programming Language Design and Implementation (PLDI). 69-82.
13. Hangal, S. and Lam, M. S. 2002. Tracking down software bugs using automatic anomaly detection. In Proceedings of the 22nd International Conference on Software Engineering (ICSE). 291-301.
14. Hastings, R. and Joyce, B. 1992. Purify: Fast detection of memory leaks and access errors. In Proceedings of the 1999 USENIX Winter Technical Conference. 125-136.
15. Intel Corporation. 2001. The IA-32 Intel Architecture Software Developer's Manual, Volume 2: Instruction Set Reference.
16. Johnson, M. S. 1982. Some requirements for architectural support of software debugging. In Proceedings of the 1st International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 140-148.
17. KAI-INTEL CORPORATION. Intel thread checker. URL: http://developer.intel.com/software/products/threading/tcwin.
18. Kane, G. and Heinrich, J. 1992. MIPS RISC Architecture. Prentice-Hall, Englewood Cliffs, NJ.
19. Koldinger, E. J., Chase, J. S., and Eggers, S. J. 1992. Architectural support for single address space operating systems. In Proceedings of the 5th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 175-186.
20. Larus, J. and Schnarr, E. 1995. EEL: Machine-independent executable editing. In Proceedings of the ACM SIGPLAN 1995 Conference on Programming Language Design and Implementation (PLDI). 291-300.
21. Levy, H. M. 1984. Capability-Based Computer Systems. Digital Press, Bedford, MA.
22. Lie, D. et al. 2000. Architectural support for copy and tamper resistant software. In Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 168-177.
23. Loginov, A., Yong, S. H., Horwitz, S., and Reps, T. W. 2001. Debugging via run-time type checking. In the 4th International Conference on Fundamental Approaches to Software Engineering (FASE). 217-232.
24. Marcus, E. and Stern, H. 2000. Blueprints for High Availability. J Willey, New York.
25. Musuvathi, M., Park, D., Chou, A., Engler, D. R., and Dill, D. L. 2002. CMC: A pragmatic approach to model checking real code. In Proceedings of the 5th Symposium on Operating System Design and Implementation (SOSP). 75-88.
26. NATIONAL INSTITUTE OF STANDARDS AND TECHNLOGY (NIST), DEPARTMENT OF COMMERCE. 2002. Software errors cost U.S. economy $59.5 billion annually. NIST News Release 2002-10.
27. Necula, G. C., McPeak, S., and Weimer, W. 2002. CCured: Type-safe retrofitting of legacy code. In The 29th SIGPLAN-SIGACT Symposium on Principles of Programming Languages (POPL). 128-139.
28. Nethercote, N. and Seward, J. 2003. Valgrind: A program supervision framework. In Proceedings of the 3rd International Workshop on Runtime Verification (RV).
29. One, A. 1996. Smashing the stack for fun and profit. Phrack Magazine.
30. Oplinger, J. and Lam, M. S. 2002. Enhancing software reliability with speculative threads. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 184-196.
31. Patil, H. and Fischer, C. N. 1995. Efficient run-time monitoring using shadow processing. In Proceedings of the 2nd International Workshop on Automated and Algorithmic Debugging (AADEBUG). 119-132.
32. Patil, H. and Fischer, C. 1997. Low-cost, concurrent checking of pointer and array accesses in C programs. Software-Practice and Experience 27, 1 (Jan.), 87-110.
33. Prvulovic, M. and Torrellas, J. 2003. ReEnact: Using thread-level speculation mechanisms to debug data races in multithreaded codes. in Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA). 110-121.
34. Savage, S., Burrows, M., Nelson, G., Sobalvarro, P., and Anderson, T. 1997. Eraser: A dynamic data race detector for multithreaded programs. ACM Trans. Comput. Syst. 15, 4 (Nov.), 391-411.
35. Schnarr, E. and Larus, J. R. 1996. Instruction scheduling and executable editing. In Proceedings of the 30th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). 288-297.
36. Schoinas, I. et al. 1994. Fine-grain access control for distributed shared memory. In Proceedings of the 6th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 297-306.
37. Sohi, G. Breach, S., and Vijayakumar, T. 1995. Multiscalar processors. In Proceedings of the 22nd Annual International Symposium on Computer Architecture (ISCA). 414-425.
38. SPARC International. 1992. The SPARC Architecture Manual: Version 8. Prentice-Hall, Englewood Cliffs, NJ.
39. Srivastava, A. and Eustace, A. 1994. ATOM: A system for building customized program analysis tools. In Proceedings of the ACM SIGPLAN 1994 Conference on Programming Language Design and Implementation (PLDI). 196-205.
40. Steffan, J. G., Colohan, C. B., Zhai, A., and Mowry, T. C. 2000. A scalable approach to thread-level speculation. In Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA). 1-12.
41. Stern, U. and Dill, D. L. 1995. Automatic verification of the SCI cache coherence protocol. In Conference on Correct Hardware Design and Verification Methods (CHARME). 21-34.
42. Suh, G., Clarke, D., Gassend, B., van Dijk, M., and Devadas, S. 2003. AEGIS: Architecture for tamper-evident and tamper-resistant processing. In Proceedings of the 17th Annual International Conference on Supercomputing (ICS). 160-171.
43. Tsai, J.-Y., Huang, J., Amlo, C., Lilja, D. J., and Yew, P.-C. 1999. The superthreaded processor architecture. IEEE Trans. Comput. 48, 9 (Sept.), 881-902.
44. Wahbe, R., Lucco, S., and Graham, S. L. 1993. Practical data breakpoints: Design and implementation. In Proceedings of the ACM SIGPLAN 1993 Conference on Programming Language Design and Implementation (PLDI). 1-12.
45. Witchel, E., Cates, J., and Asanovic, K. 2002. Mondrian memory protection. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS). 304-316.
46. Xu, J., Kalbarczyk, Z., Patel, S., and Iyer, R. K. 2002. Architecture support for defending against buffer overflow attacks. In 2nd Workshop on Evaluating and Architecting System Dependability (EASY).
47. Xu, M., Bodík, R., and Hill, M. D. 2003. A “flight data recorder” for enabling full-system multiprocessor deterministic replay. In Proceedings of the 30th Annual International Symposium on Computer Architecture (ISCA). 122-133.
48. Zhou, P., Qin, F., Liu, W., Zhou, Y., and Torrellas, J. 2004. iWatcher: Efficient architectural support for software debugging. In Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA). 224-235.