A cost-effective main memory organization for future servers

Proceedings - 19th IEEE International Parallel and Distributed Processing Symposium, IPDPS 2005

Volumn 2005, Issue , 2005, Pages

  Ekman, Magnus ^a   Stenstrom, Per ^a  

^a CHALMERS UNIVERSITY OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

MEMORY COMPRESSION; MEMORY HIERARCHY; MEMORY ORGANIZATION; MULTI-CORE PROCESSOR CHIPS;

COST EFFECTIVENESS; DATA COMPRESSION; HIERARCHICAL SYSTEMS; MICROPROCESSOR CHIPS; MULTIPROCESSING SYSTEMS; RANDOM ACCESS STORAGE; SEMICONDUCTOR STORAGE; SERVERS; SPATIAL VARIABLES CONTROL;

DATA STORAGE EQUIPMENT;

EID: 33746271419     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IPDPS.2005.12     Document Type: Conference Paper

References (24)

1. Abali B, Franke H, Shen X, Poff D and Smith B. Performance of Hardware Compressed Main Memory. Proceedings of 7th International Symposium on High-Performance Computer Architecture (HPCA), pages 73-81, January 2001.
2. Burger D and Austin T. The SimpleScalar Tool Set Ver. 2.0. University of Wisconsin-Madison, Computer Sciences Department, Technical Report #1342, 1997.
3. Ekman M, Warg F and Nilsson J. An In-Depth Look at Computer Performance Growth, TR04-9, Department of Computer Engineering, Chalmers University of Technology, October 2004.
4. Hagersten E and Koster M. WildFire: A scalable path for SMPs, Proceedings of the Fifth IEEE Symposium on High-Performance Computer Architecture, pages 172 181, February 1999.
5. Hallnor E and Reinhardt S. A Fully Associative Software-Managed Cache Design. Proceedings of the 27th International Symposium on Computer Architecture (ISCA), pages 107-116, June 2000.
6. IBM. POWER4 System Microarchitecture. Technical White Paper, October 2001.
7. Iftode L, Li K and Petersen K. Memory Servers for Multicomputer. Proceedings of the IEEE COMPCON'93 Conference, pages 538-547, February 1993.
8. Kalla R, Sinharoy B and Tendler J. Simultaneous Multithreading Implementation in POWERS - IBM's Next Generation POWER Microprocessor. Hot Chips 15, August 2003.
9. Kapplan S. Compressed Caching and Modern Virtual Memory Simulation. Ph.D. thesis. The University of Texas at Austin, January 1999.
10. Kim C, Burger D and Keckler S. An Adaptive, Non-Uniform Cache Structure for Wire-delay Dominated On-chip Caches. Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 211-222, October 2002.
11. Kjelso M, Gooch M and Jones S. Performance Evaluation of Computer Architectures with Main Memory Data Compression. Journal of Systems Architecture, vol 45, pages 571-590, 1999.
12. Lebeck A, Fan X, Zeng H and Ellis C. Power Aware Page Allocation. Proceedings of the 9th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 105-116, November 2000.
13. Li K and Petersen K. Evaluation of Memory System Extensions. Proceedings of the 18th International Symposium on Computer Architecture (ISCA), pages 84-93, May 1991.
14. Machanick P. The Case for SRAM Main Memory. Computer Architecture News, vol. 24, no. 5, December 1996 pages 23-30
15. Magnusson P S, Dahlgren F, Grahn H, Karlsson M, Larsson F, Lundholm F, Moestedt A, Nilsson J, Stenstrom P and Werner B. SimICS/sun4m: A Virtual Workstation. Proceedings of Usenix Annual Technical Conference, pages 119-130, June 1998.
16. Mattson R, Gecsei J, Slutz D and Traiger I. Evaluation Techniques for Storage Hierarchies. IBM Systems Journal, vol. 9, no. 2, pages 78-117, 1970.
17. Mauro J and McDougall R. Solaris Internals: Core kernel architecture. Sun Microsystems Press. Palo Alto, CA, USA, 2001.
18. Núnes J and Jones S. Gbit/s Lossless Data Compression Hardware. IEEE Transactions on very large scale integration (VLSI) systems, vol. 11, No. 3, pages 499-510, June 2003.
19. Saulsbury A, Huang S-J and Dahlgren F. Efficient Management of Memory Hierarchies in Embedded DRAM Systems. Proceedings of International Conference on Supercomputing, pages 464-473, June 1999.
20. Sun Microsystems. Introduction to Throughput Computing. Technical White Paper, February 2003.
21. Sun Microsystems. Sun Fire 6800 Midframe Server. Product Datasheet, www.sun.com/midrange.
22. Sun Microsystems. UltraSPARC® IV Processor Architecture Overview. Technical White Paper, February 2004.
23. Takumi Maruyama. SPARC64 VI: Fujitsu's Next Generation Processor. Microprocessor Forum, October 2003.
24. Wilson P, Kaplan S and Smaragdakis Y. The Case for Compressed Caching in Virtual Memory Systems. Proceedings of Usenix Annual Technical Conference, pages 101-116, June 1999.