Workload-aware dual-speed dynamic voltage scaling

Proceedings - 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications, RTCSA 2006

Volumn , Issue , 2006, Pages 251-254

  Rajan, Dinesh ^a   Zuck, Russell ^a   Poellabauer, Christian ^a  

^a University of Notre Dame   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EMBEDDED SYSTEMS; ENERGY EFFICIENCY; ENERGY UTILIZATION; NONLINEAR ANALYSIS; PROGRAM PROCESSORS;

DISCRETE NUMBER; DUAL-SPEED DYNAMIC VOLTAGE SCALING;

VOLTAGE MEASUREMENT;

EID: 34347406213     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/RTCSA.2006.64     Document Type: Conference Paper

References (9)

1. T. Burd and R. Brodersen. Energy Efficient CMOS Microprocessor Design. In Proc of the 28th Annual Hawaii International Conference on System Sciences., January 1995.
2. K. Choi, R. Soma, and M. Pedram. Dynamic Voltage and Frequency Scaling based on Workload Decomposition. In Proc. of the International Symposium on Low Power Electronics and Design (ISLPED), August 2004.
3. D. Helmbold, D. Long, and B. Sherrod. A Dynamic Disk Spindown Technique for Mobile Computing. In Proc. of the Intl. Conference on Mobile Computing and Networking, 1996.
4. P. Mejia-Alvarez, E. Levner, and D. Mosse. Power-Optimized S cheduling Server for Real-Time Tasks. In Proc. of the 8th IEEE Real-Time and Embedded Technology and Applications Symposium, September 2002.
5. C. Poellabauer, L. Singleton, and K. Schwan. Feedback-Based Dynamic Voltage and Frequency Scaling for Memory-Bound Real-Time Applications. In Proc. IEEE Real-Time and Embedded Technology and Applications Symposium, 2005.
6. D. Rajan, R. Zuck, and C. Poellabauer. A Dual Speed Approach to Workload-Aware Voltage Scaling. Technical Report TR-2006-05, University of Notre Dame, Available at http://www.cse.nd.edu/research/tech.reports.
7. K. Seth, A. Anantaraman, F. Mueller, and E. Rotenberg. FAST: Frequency-Aware Static Timing Analysis. In Proc. of the 24th IEEE International Real-Time Systems Symposium (RTSS), 2003.
8. F. Xie, M. Martonosi, and S. Malik. Compile-time Dynamic Voltage Scaling Settings: Opportunities and Limits. In Proc. of the ACM SIGPLAN Conference on Programming Languages Design and Implementation (PLDI'03), June 2003.
9. Y. Zhu and F. Mueller. Feedback EDF Scheduling Exploiting Hardware-assisted Asynchronous Dynamic Voltage Scaling. SIGPLANNot., 40(7):203-212, 2005.