Compile-time dynamic voltage scaling settings: Opportunities and limits

ACM SIGPLAN Notices

Volumn 38, Issue 5, 2003, Pages 49-62

  Xie, Fen ^a   Martonosi, Margaret ^a   Malik, Sharad ^a  

^a Princeton University   (United States)

Author keywords

Analytical model; Compiler; Dynamic voltage scaling; Low power; Mixed integer linear programming

Indexed keywords

COMPUTER SIMULATION; ELECTRIC POWER SUPPLIES TO APPARATUS; EMBEDDED SYSTEMS; ENERGY CONSERVATION; INTEGER PROGRAMMING; LINEAR PROGRAMMING; REAL TIME SYSTEMS;

DYNAMIC VOLTAGE SCALING; LOW POWER; MIXED-INTEGER LINEAR PROGRAM;

PROGRAM COMPILERS;

EID: 1442313460     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/780822.781138     Document Type: Conference Paper

References (28)

1. Advanced Micro Devices Corporation. AMD-K6 processor mobile tech docs, 2002. http://www.amd.com.
2. T. Ball and J. R. Larus. Efficient path profiling. In International Symposium on Microarchitecture, pages 46-57, 1996.
3. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th International Symposium on Computer Architecture, June 2000.
4. T. Burd and R. Brodersen. Design issues for dynamic voltage scaling. In Proceedings of International Symposium on Low Power Electronics and Design (ISLPED-00), June 2000.
5. D. Burger, T. M. Austin, and S. Bennett. Evaluating future microprocessors: the SimpleScalar tool set. Tech. Report TR-1308, Univ. of Wisconsin-Madison Computer Sciences Dept., July 1996.
6. L. T. Clark. Circuit Design of XScale (tm) Microprocessors, 2001. In 2001 Symposium on VLSI Circuits, Short Course on Physical Design for Low-Power and High-Performance Microprocessor Circuits.
7. K. Flautner, S. K. Reinhardt, and T. N. Mudge. Automatic performance setting for dynamic voltage scaling. In Mobile Computing and Networking, pages 260-271, 2001.
8. R. Fourer, D. Gay, and B. Kernighan. AMPL: A modeling language for mathematical programming. Boyd and Fraser Publishing Company, Danvers, Massachusetts, 1993.
9. S. Ghiasi, J. Casmira, and D. Grunwald. Using IPC variation in workloads with externally specified rates to reduce power consumption. In Workshop on Complexity-Effective Design, June 2000.
10. C. Hsu and U. Kremer. Single region vs. multiple regions: A comparison of different compiler-directed dynamic voltage scheduling approaches. In Proceedings of Workshop on Power-Aware Computer Systems (PACS'02), February 2002.
11. C. Hsu and U. Kremer. The design, implementation, and evaluation of a compiler algorithm for CPU energy reduction. In To appear in Proceedings of ACM SIGPLAN Conference on Programming Languages, Design, and Implementation (PLDI'03), June 2003.
12. C. Hughes, J. Srinivasan, and S. Adve. Saving energy with architectural and frequency adaptations for multimedia applications. In Proceedings of the 34th Annual International Symposium on Microarchitecture (MICRO-34), 2001.
13. ILOG CPLEX. Web page for ILOG CPLEX mathematical programming software, 2002. http://ilog.com/products/cplex/.
14. Intel Corp. Intel XScale (tm) Core Developer's Manual, 2002. http://developer.intel.com/design/intelxscale/.
15. T. Ishihara and H. Yasuura. Voltage scheduling problem for dynamically variable voltage processors. In International Symposium on Low Power Electronics and Design (ISLPED-98), pages 197-202, August 1998.
16. R. Joseph and M. Martonosi. Run-time power estimation in high-performance microprocessors. In International Symposium on Low Power Electronics and Design (ISLPED), 2001.
17. C. Lee, M. Potkonjak, and W. H. Mangione-Smith. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communication Systems. In Proceedings of the 30th International Symp. on Microarchitecture, Dec. 1997.
18. S. Lee and T. Sakurai. Run-time voltage hopping for low-power real-time systems. In Proceedings of the 37th Conference on Design Automation (DAC'00), June 2000.
19. J. Lorch and A. Smith. Improving dynamic voltage algorithms with PACE. In Proceedings of the International Conference on Measurement and Modeling of Computer Systems (SIGMETRICS 2001), June 2001.
20. J. Luo and N. K. Jha. Power-profile driven variable voltage scaling for heterogeneous distributed real-time embedded systems. In Int. Conf. VLSI design, Jan. 2003.
21. D. Marculescu. On the use of microarchitecture-driven dynamic voltage scaling. In Workshop on Complexity-Effective Design, June 2000.
22. Mpeg Tv. Mpeg video test bitstreams. http://www.mpeg.org/MPEG/video.html, 1998.
23. G. Qu. What is the limit of energy saving by dynamic voltage scaling? In Proceedings of the International Conference on Computer Aided Design, 2001.
24. T. Sakurai and A. Newton. Alpha-power model, and its application to CMOS inverter delay and other formulas. IEEE Journal of Solid-State Circuits, 25:584-594, Apr 1990.
25. H. Saputra, M. Kandemir, N. Vijaykrishnan, M. Irwin, J. Hu, C.-H. Hsu, and U. Kremer. Energy-conscious compilation based on voltage scaling. In Joint Conference on Languages Compilers, and Tools for Embedded Systems (LCTES'02) and Software and Compilers for Embedded Systems (SCOPES'02), June 2002.
26. Semiconductor Industry Association. International Technology Roadmap for Semiconductors, 2001. http://public.itrs.net/Files/2001ITRS/Home.htm.
27. D. Shin, J. Kim, and S. Lee. Intra-task voltage scheduling for low-energy hard real-time applications. IEEE Design and Test of Computers, 18(2):20-30, March/April 2001.
28. V. Swaminathan and K. Chakrabarty. Investigating the effect of voltage switching on low-energy task scheduling in hard real-time systems. In Asia South Pacific Design Automation Conference (ASP-DAC'01), January/February 2001.