A 14-bit 200-MHz current-steering DAC with switching-sequence post-adjustment calibration

2006 IEEE Asian Solid-State Circuits Conference, ASSCC 2006

Volumn , Issue , 2006, Pages 347-350

  Chen, Tao ^a   Gielen, Georges ^a  

^a UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

CALIBRATION; CMOS INTEGRATED CIRCUITS; ELECTRIC CURRENTS; FREQUENCY ESTIMATION; OPTICAL SWITCHES; RANDOM ERRORS;

CURRENT VALUES; SAMPLING FREQUENCY; SIGNAL FREQUENCY;

ANALOG TO DIGITAL CONVERSION;

EID: 34250886393     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2006.357922     Document Type: Conference Paper

References (7)

1. 2 random walk CMOS DAC. Solid-State Circuits, IEEE Journal of, 34(12):1708-1718. December 1999.
2. K. Doris, Chieh Lin, D. Leenaerts, and A. van Roermund. D/a conversion; amplitude and time error mapping optimization. In Proc. IEEE ICECS 2001, volume 2, pages 863-866 vol.2, 2001.
3. A.R. Bugeja and Bang-Sup Song. A self-trimming 14b 100MSample/s CMOS DAC. In Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International, number 2, pages 44-45, 447, Feb. 2000.
4. Yonghua Cong and R.L. Geiger. A 1.5 V 14 b 100 MS/s self-calibrated DAC. In Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE International, pages 128-482, 2003.
5. Qiuting Huang, P.A. Francese, C. Martelli, and J. Nielsen. A 200MS/s 14b 97mW DAC in 0.18/spl mu/m CMOS. In Solid-State Circuits Conference, 2004. Digest of Technical Papers, ISSCC. 2004 IEEE International, number 2, pages 364 - 532, Feb. 2004.
6. T. Chen, P. Geens, G. Van der Plas, W. Dehaene, and G. Gielen. A 14-bit 130-MHz CMOS current-steering DAC with adjustable INL. In Proc. IEEE 2004 ESSCIRC, pages 167-170, 21-23 Sept. 2004.
7. G. Palmisano and G. Palumbo. High performance CMOS current comparator design. Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on, 43(12):785-790. Dec 1996.