Mothers of Pipelines

Electronic Notes in Theoretical Computer Science

Volumn 174, Issue 8, 2007, Pages 7-22

  Krstić, Sava ^a   Jones, Robert B ^a   O'Leary, John ^a  

^a INTEL CORPORATION   (United States)

Author keywords

confluence; Pipeline verification; SMT solvers; stuttering simulation

Indexed keywords

ELECTRON TRANSITIONS; ION IMPLANTATION; THEOREM PROVING;

PIPELINE VERIFICATION; STUTTERING SIMULATION;

PIPELINES;

EID: 34249870358     PISSN: 15710661     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.entcs.2006.11.036     Document Type: Article

References (16)

1. Aagaard M.D., Cook B., Day N.A., and Jones R.B. A framework for superscalar microprocessor correctness statements. Software Tools for Technology Transfer 4 3 (2003) 298-312
2. Arons T. Verification of an advanced MIPS-type out-of-order execution algorithm. Computer Aided Verification. (CAV'04). LNCS volume 3114 (2004) 414-426
3. Baader F., and Nipkow T. Term Rewriting and All That (1998), Cambridge University Press
4. Barrett C., and Berezin S. CVC Lite: A new implementation of the cooperating validity checker. In: Alur R., and Peled D.A. (Eds). Computer Aided Verification. (CAV'04). LNCS volume 3114 (2004) 515-518
5. Burch J., and Dill D. Automatic verification of pipelined microprocessor control. In: Dill D.L. (Ed). Computer Aided Verification. (CAV'94). LNCS volume 818 (1994) 68-80
6. Damm W., and Pnueli A. Verifying out-of-order executions. In: Li H.F., and Probst D.K. (Eds). Correct Hardware Design and Verification Methods. (CHARME'97) (1997), Chapman and Hall 23-47
7. Grundy J., Melham T., and O'Leary J. A reflective functional language for hardware design and theorem proving. J. Functional Programming 16 2 (2006) 157-196
8. Grundy J., Melham T.F., Krstić S., and McLaughlin S. Tool building requirements for an API to first-order solvers. Electr. Notes Theor. Comput. Sci. 144 2 (2006) 15-26
9. Hennessy J., and Patterson D. Computer Architecture: A Quantitative Approach (1995), Morgan Kaufmann
10. Hosabettu R., Gopalakrishnan G., and Srivas M. Verifying advanced microarchitectures that support speculation and exceptions. In: Emerson E.A., and Sistla A.P. (Eds). Computer Aided Verification. (CAV'00). LNCS volume 1855 (2000) 521-537
11. Jones R.B. Symbolic Simulation Methods for Industrial Formal Verification (2002), Kluwer
12. Lahiri S.K., and Bryant R.E. Deductive verification of advanced out-of-order microprocessors. In: Hunt Jr. W.A., and Somenzi F. (Eds). Computer Aided Verification. (CAV'03). LNCS volume 2725 (2003) 341-354
13. Manolios P., and Srinivasan S.K. A complete compositional reasoning framework for the efficient verification of pipelined machines. IEEE/ACM International conference on Computer-aided design. (ICCAD'05) (2005), IEEE Computer Society 863-870
14. Sawada J., and Hunt W. Processor verification with precise exceptions and speculative execution. In: Hu A.J., and Vardi M.Y. (Eds). Computer Aided Verification. (CAV'98). LNCS volume 1427 (1998) 135-146
15. X. Shen and Arvind. Design and verification of speculative processors. In Workshop on Formal Techniques for Hardware, Maarstrand, Sweden, June 1998
16. Skakkebæk J., Jones R., and Dill D. Formal verification of out-of-order execution using incremental flushing. In: Hu A.J., and Vardi M.Y. (Eds). Computer Aided Verification. (CAV'98). LNCS volume 1427 (1998) 98-109