Verification of an advanced MIPS-type out-of-order execution algorithm

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3114, Issue , 2004, Pages 414-426

  Arons, Tamarah ^a  

^a WEIZMANN INSTITUTE OF SCIENCE   (Israel)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER AIDED ANALYSIS;

ABSTRACTION REFINEMENT; DEDUCTIVE VERIFICATION; FAIRNESS CONSTRAINTS; LINEAR TEMPORAL LOGIC; MEMORY OPERATIONS; OUT-OF-ORDER EXECUTION; OUT-OF-ORDER SCHEDULING; SAFETY PROPERTY;

SCHEDULING ALGORITHMS;

EID: 33751437423     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-27813-9_32     Document Type: Article

References (22)

1. A. Aziz, J. Baumgartner, T. Heyman, and V. Singhal. Model checking the IBM gigahertz processor. CAV'99:72-83, 1999.
2. M. Abadi and L. Lamport. The existence of refinement mappings. Theoretical Computer Science, 82(2):253-284, 1991.
3. T. Arons and A. Pnueli. Verifying Tomasulo's algorithm by refinement. In VLSI'99:306-309, 1999.
4. T. Arons and A. Pnueli. A comparison of two verification methods for speculative instruction execution. In TACAS'00:487-502, 2000.
5. T. Arons and A. Pnueli. A methodology for deductive verification of out-of-order execution systems based on predicted values. Technical Report MCS01-04, Weizmann Institute, 2001.
6. A. Biere, E. Clarke, R. Riami, and Y. Zhu. Verifying safety properties of a PowerPC microprocessor using symbolic model checking without BDDs. In CAV'99:60-71, 1999.
7. J. R. Burch and D. L. Dill. Automatic verification of pipelined microprocessor control. In CAV'94:68-80, 1994.
8. E.M. Clarke, S.M. German, and X. Zhao. Verifying the SRT division algorithm using theorem proving techniques. In CAV'96:111-122, 1996.
9. L. Gwennap. MIPS R10000 uses decoupled architecture. Microprocessor Report, pages 18-24, October 1994.
10. R. Hosabettu, G. Gopalakrishnan, and M. Srivas. Verifying microarchitectures that support speculation and exceptions. In CAV'00:521-537, 2000.
11. R. Jhala and K. McMillan. Microarchitecture verification by compositional model checking. In CAV'01:397-410, 2001.
12. Y. Kesten and A. Pnueli. Control and data abstractions: The cornerstones of practical formal verification. STTT, 2(1):328-342, 2000.
13. S.K. Lahiri and R.E. Bryant. Deductive verification of advanced out-of-order microprocessors. In CAV'03:341-354, 2003.
14. Z. Manna and A. Pnueli. Temporal Verification of Reactive Systems: Safety. Springer-Verlag, New York, 1995.
15. S. Owre, N. Shankar, J.M. Rushby, and D.W.J. Stringer-Calvert. PVS System Guide. Menlo Park, CA, November 2001.
16. A. Pnueli and T. Arons. TLPVS: A PVS-based LTL verification system. In Verification: Theory and Practice:598-625, 2003.
17. J. Sawada and W.A. Hunt. Processor verification with precise excpetions and speculative execution flushing. In CAV'98:135-146, 1998.
18. J.U. Skakkebaek, R.B. Jones, and D.L. Dill. Formal verification of out-of-order execution using incremental flushing. In CAV'98:98-110, 1998.
19. J.U. Skakkebaek, R.B. Jones, and D.L. Dill. Reducing manual abstraction in formal verification of out-of-order execution. In FMCAD'98:2-17, 1998.
20. E. Sedletsky, A. Pnueli, and M. Ben-Ari. Formal verification of the Ricart-Agrawala algorithm. In FSTTCS'00: 325-335, 2000.
21. TLPVS Homepage. http://www.wisdom.weizmann.ac.il/∼verify/tlpvs.
22. K.C. Yeager. The Mips R10000 superscalar microprocessor. IEEE Micro, pages 28-40, April 1996.