Well-defined design procedure for a three-stage CMOS OTA

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn , Issue , 2005, Pages 2579-2582

  Mita, R ^a   Palumbo, G ^a   Pennisi, S ^a  

^a UNIVERSITY OF CATANIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ACCURATE PERFORMANCE; DESIGN PROCEDURE; M-TECHNOLOGIES;

BANDPASS AMPLIFIERS;

EID: 34248650880     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2005.1465153     Document Type: Conference Paper

References (14)

1. R. Eschauzier, J. Huijsing, Frequency Compensation Techniques for Low-Power Operational Amplifiers, Kluwer Academic Publishers, 1995.
2. F. Op'T EEynde, P. Ampe, L. Verdeyen, W. Sansen, "A CMOS Large-Swing Low-Distortion Three-Stage Class AB Power Amplifier," IEEE J. of Solid-State Circ., Vol. 25, No. 1, pp. 265-273, Febr. 1990.
3. K. Leung, P. Mok, W. Ki, J. Sin "Three-Stage Large Capacitive Load Amplifier with Dumping-Factor-Control Frequency Compensation," IEEE J. of Solid-State Circuits, Vol. SC-35, No. 2, pp. 221-230, Feb. 2000.
4. R. Eschauzier, J. Huijsing, "A 100-MHz 100-dB Operational Amplifier with Multipath Nested Miller Compensation," IEEE J. of Solid-State Circ., Vol. 27, No. 12, pp. 1709-1716, Dec. 1992.
5. S. Pernici, G. Nicollini, R. Castello, "A CMOS Low Distortion Fully Differential Power Amplifier with Double Nested Miller Compensation," IEEE J. of Solid-State Circ., Vol. 28, No. 7, pp. 758-763, July 1993.
6. F. You, S. Embabi, E. Sanchez-Sinencio, "Multistage Amplifier Topologies with Nested Gm-C Compensation," IEEE J. of Solid-State Circ., Vol. 32, No. 12, pp. 2000-2011, Dec. 1997.
7. K. Leung, P. Mok, "Nested Miller compensation in Low-Power CMOS design" IEEE Trans. on Circuits and Systems -part II, Vol. 48 No. 4, pp. 388-394, Apr. 2001.
8. G. Palumbo, S. Pennisi, "Design methodology and advances in nested-Miller compensation", IEEE Trans. on Circ. and Systems -part I, Vol. 49, No. 7, pp. 893-903, July 2002.
9. R. Gregorian, G. C. Temes, Analog MOS Integrated Circuits for signals processing, John Wiley & Sons, 1986.
10. P. Allen, D. Holberg, CMOS Analog Circuit Design, Holt Rinehart and Winston Inc. 1987.
11. K. Laker, W. Sansen, Design of Analog Integrated Circuits and Systems, Mc Graw-Hill, 1994.
12. G. Gielen, W. Sansen, Symbolic Analysis for Automated Design of Analog Integrated Circuits, Kluwer Academic Publisher, 1991.
13. G. Palmisano, G. Palumbo, S. Pennisi, "Design Procedures for Two-Stage CMOS OTAs: A Tutorial," Analog Integrated Circuits and Signal Processing, Vol. 27, No. 3, pp. 179-189, May 2001.
14. H. Yang, D. Allstot, "Considerations for Fast Settling Operational Amplifiers," IEEE Trans. on Circuits and Systems, Vol. 37, No. 3, pp. 326-334, March 1990.