Rapid implementation and optimisation of DSP systems on FPGA-centric heterogeneous platforms

Journal of Systems Architecture

Volumn 53, Issue 8, 2007, Pages 511-523

  McAllister, J ^a   Woods, R ^a   Fischaber, S ^a   Malins, E ^a  

^a QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

Author keywords

DSP; Electronic system level design; Embedded computing; FPGA; Heterogeneous platform

Indexed keywords

AUTOMATION; BEAMFORMING; DIGITAL SIGNAL PROCESSING; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); OPTIMIZATION; PROGRAM PROCESSORS;

ELECTRONIC SYSTEM LEVEL DESIGNS; EMBEDDED COMPUTING; HETEROGENEOUS PLATFORMS;

RAPID PROTOTYPING;

EID: 34248591282     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.sysarc.2006.11.005     Document Type: Article

References (20)

1. Madahar B.K., et al. How rapid is rapid prototyping? Analysis of ESPADON programme results. EURASIP JASP 2003 6 (2003) 580-593
2. Sriram S., and Bhattacharyya S.S. Embedded Multiprocessors (2001), Marcel Dekker
3. Xilinx, Virtex-2 Pro Platform FPGA Handbook, 2001.
4. Lauwereins R., Engels M., Ade M., and Peperstraete J. Grape-2: A rapid prototyping environment for Dsp applications. Computer 28 2 (1995) 35-43
5. C. Hylands et al., Overview of the Ptolemy Project, Tech. Rep. UCB/ERL M03/25, EECS Department, University of California, Berkeley (July 2 2003). .
6. C.A.P. Laboratory, PEACE Users Manual v.1.0 b, Seoul National University, 2004.
7. T. Stefanov, C. Zissulescu, A. Turjan, B. Kienhuis, E. Deprettere, System Design using Kahn Process Networks: The Compaan/Laura Approach, in: Design Automation and Test in Europe, vol. 1, Paris, France, 2004, pp. 340-345.
8. Lee E.A., and Parks T.M. Dataflow process networks. Proc. IEEE 83 5 (1995) 773-799
9. Bhattacharyya S.S. Software Synthesis from Dataflow Graphs (1996), Kluwer Academic Publishers
10. Bilsen G., Engels M., Lauwereins R., and Peperstaete J. Cyclo-static dataflow. IEEE Trans. Signal Process. 44 2 (1996) 397-408
11. Murthy P.K., and Lee E.A. Multidimensional synchronous dataflow. IEEE Trans. Signal Process. 50 (2002) 2064-2079
12. Park C., Jung J., and Ha S. Extended synchronous dataflow for efficient DSP system prototyping. Des. Autom. Embed. Syst. 6 (2001) 295-322
13. McAllister J., Woods R., Walke R., and Reilly D. Multidimensional DSP core synthesis for FPGA. J. VLSI Signal Process. 43 (2006) 207-221
14. G. Kahn, The Semantics of a simple language for parallel programming, in: Proc. IFIP Congress, 1974, pp. 471-475.
15. J. McAllister, R. Woods, R. Walke, D. Reilly, Synthesis and high level optimisation of multidimensional dataflow actor networks on FPGA, in: IEEE Workshop on Signal Processing Systems, Texas, USA, 2004, pp. 164-169.
16. D.J. Kaplan, R.S. Stevens, Processing Graph Method 2.1 Semantics, 2002. .
17. Haykin S. Adaptive signal processing (1996), Prentice Hall
18. Lightbody G., Woods R., and Walke R. Design of a parameterizable silicon intellectual property core for QR-based RLS filtering. IEEE Trans. VLSI Syst. 11 4 (2003) 659-678
19. T. Harriss, R. Walke, T. Stefanov, A. Turjan, B. Kienhuis, E. Deprettere, QR Implementation onto an FPGA as part of a beam former application, in: Designers' Forum Design, Automation and Test in Europe (DATE), Paris, France, 2002, pp. 274.
20. Harriss T., Walke R., Kienhuis B., and Deprettere E. Compilation from Matlab to process networks realized in FPGA. Des. Autom. Embed. Syst. 7 4 (2002) 385-403